caiyu/LibreVNA
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
master
LibreVNA/FPGA/VNA/ipcore_dir
History
Jan Käberich 37d8474260 Added stages to FPGA protocol
2022-04-01 23:01:22 +02:00
..
.gitignore Missing ISE files 2020-10-28 18:03:54 +01:00
DSP48.xco Basic DFT spectrum analysis working 2020-11-08 14:38:31 +01:00
DSP48.xise Basic DFT spectrum analysis working 2020-11-08 14:38:31 +01:00
DSP_SLICE.xco Basic DFT spectrum analysis working 2020-11-08 14:38:31 +01:00
DSP_SLICE.xise Added stages to FPGA protocol 2022-04-01 23:01:22 +02:00
PLL.xco Missing ISE files 2020-10-28 18:03:54 +01:00
PLL.xise Added stages to FPGA protocol 2022-04-01 23:01:22 +02:00
result_bram.xco Use full multiplier bitwidth for windowing + increased number of DFT bins 2020-11-08 14:38:31 +01:00
result_bram.xise Added stages to FPGA protocol 2022-04-01 23:01:22 +02:00
SinCos.xco Missing ISE files 2020-10-28 18:03:54 +01:00
SinCos.xise Added stages to FPGA protocol 2022-04-01 23:01:22 +02:00
SweepConfigMem.xco Missing ISE files 2020-10-28 18:03:54 +01:00
SweepConfigMem.xise Added stages to FPGA protocol 2022-04-01 23:01:22 +02:00