caiyu/LibreVNA
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
50 Commits 1 Branch 0 Tags 266 MiB
C++ 50.3%
C 47%
VHDL 2.2%
QMake 0.2%
Python 0.2%
7b4914f939
Go to file
jankae 7b4914f939
Create LICENSE
2020-09-23 14:33:57 +02:00
Documentation Blockdiagrams 2020-09-21 18:49:17 +02:00
FPGA mitigation for peaks caused by limited fractional divider in PLLs 2020-09-20 10:13:06 +02:00
Hardware DC jack with power priority over USB 2020-09-21 12:23:30 +02:00
Software CPU temperature readout 2020-09-21 14:29:31 +02:00
.gitignore Schematic + some placement 2020-07-25 17:34:56 +02:00
AssembleFirmware.py Rename combined file 2020-09-20 12:00:58 +02:00
LICENSE Create LICENSE 2020-09-23 14:33:57 +02:00
README.md Create README.md 2020-09-23 14:32:32 +02:00

README.md

1MHz - 6GHz VNA2

!work in progress, more information will be added in the future!

This is the improved version of my first attempt at a VNA.

Main differences to first version:

  • Exchanged some RF chips for slightly cheaper versions with similar specifications
  • Power supply scheme changed to use 5V instead of 12V, potentially allowing the device to be powered from USB
  • FPGA gets configured from the microcontroller, removing the need for a JTAG programmer. This also allows firmware updates of both the FPGA and the microcontroller through the USB port
  • RF sections distributed differently on PCB to increase isolation between ports