Go to file
2020-09-20 22:52:28 +02:00
Documentation Create BuildAndFlash.md 2020-09-20 11:14:48 +02:00
FPGA mitigation for peaks caused by limited fractional divider in PLLs 2020-09-20 10:13:06 +02:00
Hardware Footprint adjustments for THS4521/0402 inductors, fixed mixup of CCLK/DIN 2020-09-20 22:52:28 +02:00
Software Bugfix: only enable highband source once per sweep 2020-09-20 22:51:51 +02:00
.gitignore Schematic + some placement 2020-07-25 17:34:56 +02:00
AssembleFirmware.py Rename combined file 2020-09-20 12:00:58 +02:00