This website requires JavaScript.
Explore
Help
Sign In
caiyu
/
LibreVNA
Watch
1
Star
0
Fork
0
You've already forked LibreVNA
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
31
Commits
1
Branch
0
Tags
266
MiB
C++
50.3%
C
47%
VHDL
2.2%
QMake
0.2%
Python
0.2%
de8761545d
Go to file
HTTPS
Download ZIP
Download TAR.GZ
Download BUNDLE
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Cite this repository
APA
BibTeX
Cancel
Jan Käberich
de8761545d
Experimental feature: only excite one port when other traces are paused
2020-09-15 23:22:08 +02:00
FPGA
Experimental feature: only excite one port when other traces are paused
2020-09-15 23:22:08 +02:00
Hardware
Trace for port switch moved to fix short with aluminium shield
2020-09-06 15:54:51 +02:00
Software
Experimental feature: only excite one port when other traces are paused
2020-09-15 23:22:08 +02:00
.gitignore
Schematic + some placement
2020-07-25 17:34:56 +02:00
AssembleFirmware.py
PC Application: partial firmware update dialog
2020-08-30 22:03:41 +02:00