
- Faster sweeps by changing 2.LO only when necessary and using 400kHz I2C frequency - Added FPGA settings for selectable ADC samplerate - Additional measurement with different ADC samplerate when signal ID is on to remove ADC images
19 MiB
Executable File
19 MiB
Executable File
The file is too large to be shown.
View Raw