nextpnr/fpga_interchange/examples/tests/wire/run_nexus.tcl

15 lines
266 B
Tcl
Raw Normal View History

yosys -import
read_verilog $::env(SOURCES)
synth_nexus -nolutram -nowidelut -nobram -noccu2 -nodsp
# opt_expr -undriven makes sure all nets are driven, if only by the $undef
# net.
opt_expr -undriven
opt_clean
setundef -zero -params
write_json $::env(OUT_JSON)