2018-06-26 19:08:28 +08:00
|
|
|
#!/usr/bin/env bash
|
|
|
|
|
set -ex
|
|
|
|
|
NAME=${1%.v}
|
|
|
|
|
yosys -p "synth_ice40 -top top; write_json ${NAME}.json" $1
|
2018-06-26 21:06:59 +08:00
|
|
|
../../nextpnr-ice40 --force --json ${NAME}.json --pcf test.pcf --asc ${NAME}.asc --verbose ../../python/dump_design.py
|
|
|
|
|
#icebox_vlog -p test.pcf ${NAME}.asc > ${NAME}_out.v
|
2018-06-26 19:08:28 +08:00
|
|
|
|
2018-06-26 21:06:59 +08:00
|
|
|
#yosys -p "read_verilog +/ice40/cells_sim.v;\
|
|
|
|
|
# rename chip gate;\
|
|
|
|
|
# read_verilog $1;\
|
|
|
|
|
# rename top gold;\
|
|
|
|
|
# hierarchy;\
|
|
|
|
|
# proc;\
|
|
|
|
|
# clk2fflogic;\
|
|
|
|
|
# miter -equiv -flatten -ignore_gold_x -make_outputs -make_outcmp gold gate miter;\
|
|
|
|
|
# sat -dump_vcd equiv_${NAME}.vcd -verify-no-timeout -timeout 60 -seq 50 -prove trigger 0 -prove-skip 1 -show-inputs -show-outputs miter" ${NAME}_out.v
|
