nextpnr/fpga_interchange/examples/const_wire/Makefile

9 lines
126 B
Makefile
Raw Normal View History

DESIGN := wire
DESIGN_TOP := top
PACKAGE := csg324
include ../template.mk
build/wire.json: wire.v | build
yosys -c run.tcl