nextpnr/fpga_interchange/examples/lut/Makefile

9 lines
123 B
Makefile
Raw Normal View History

DESIGN := lut
DESIGN_TOP := top
PACKAGE := csg324
include ../template.mk
build/lut.json: lut.v | build
yosys -c run.tcl