2023-04-21 01:49:36 +08:00
|
|
|
module top(input rst, output reg [7:0] leds);
|
|
|
|
|
|
|
|
|
|
wire clk;
|
|
|
|
|
|
|
|
|
|
(* BEL="X1Y0/IO0" *) INBUF ib_i (.O(clk));
|
|
|
|
|
|
|
|
|
|
reg [7:0] ctr;
|
|
|
|
|
always @(posedge clk)
|
|
|
|
|
if (rst)
|
|
|
|
|
ctr <= 8'h00;
|
|
|
|
|
else
|
|
|
|
|
ctr <= ctr + 1'b1;
|
|
|
|
|
|
2023-10-28 23:09:37 +08:00
|
|
|
assign leds = {4'b1010, ctr[7:4]};
|
2023-04-21 01:49:36 +08:00
|
|
|
|
|
|
|
|
endmodule
|
