10 lines
144 B
Plaintext
10 lines
144 B
Plaintext
|
read_verilog wire.v
|
||
|
|
read_verilog -lib cells.v
|
||
|
|
synth -top top
|
||
|
|
abc -lut 4
|
||
|
|
techmap -map simple_map.v
|
||
|
|
splitnets
|
||
|
|
opt_clean
|
||
|
|
stat
|
||
|
|
write_json wire.json
|