nextpnr/fpga_interchange/examples/const_wire/wire.v

7 lines
80 B
Coq
Raw Normal View History

module top(output o, output o2);
assign o = 1'b0;
assign o2 = 1'b1;
endmodule