nextpnr/fpga_interchange/examples/tests/wire/arty100t.xdc

6 lines
179 B
Plaintext
Raw Normal View History

set_property PACKAGE_PIN A8 [get_ports i]
set_property PACKAGE_PIN H5 [get_ports o]
set_property IOSTANDARD LVCMOS33 [get_ports i]
set_property IOSTANDARD LVCMOS33 [get_ports o]