2018-05-26 20:27:21 +08:00
|
|
|
/*
|
|
|
|
* nextpnr -- Next Generation Place and Route
|
|
|
|
*
|
|
|
|
* Copyright (C) 2018 Clifford Wolf <clifford@clifford.at>
|
|
|
|
*
|
|
|
|
* Permission to use, copy, modify, and/or distribute this software for any
|
|
|
|
* purpose with or without fee is hereby granted, provided that the above
|
|
|
|
* copyright notice and this permission notice appear in all copies.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
|
|
|
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
|
|
|
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
|
|
|
|
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
|
|
|
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
|
|
|
|
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
|
|
|
|
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "chip.h"
|
|
|
|
|
2018-05-26 22:08:20 +08:00
|
|
|
// -----------------------------------------------------------------------
|
|
|
|
|
|
|
|
IdString belTypeToId(BelType type)
|
|
|
|
{
|
2018-06-03 22:16:59 +08:00
|
|
|
if (type == TYPE_ICESTORM_LC)
|
|
|
|
return "ICESTORM_LC";
|
2018-06-04 18:37:56 +08:00
|
|
|
if (type == TYPE_ICESTORM_RAM)
|
|
|
|
return "ICESTORM_RAM";
|
2018-06-03 22:16:59 +08:00
|
|
|
if (type == TYPE_SB_IO)
|
|
|
|
return "SB_IO";
|
2018-05-26 22:08:20 +08:00
|
|
|
return IdString();
|
|
|
|
}
|
|
|
|
|
|
|
|
BelType belTypeFromId(IdString id)
|
|
|
|
{
|
2018-06-03 22:16:59 +08:00
|
|
|
if (id == "ICESTORM_LC")
|
|
|
|
return TYPE_ICESTORM_LC;
|
2018-06-04 18:37:56 +08:00
|
|
|
if (id == "ICESTORM_RAM")
|
|
|
|
return TYPE_ICESTORM_RAM;
|
2018-06-03 22:16:59 +08:00
|
|
|
if (id == "SB_IO")
|
|
|
|
return TYPE_SB_IO;
|
2018-05-26 22:08:20 +08:00
|
|
|
return TYPE_NIL;
|
|
|
|
}
|
|
|
|
|
|
|
|
// -----------------------------------------------------------------------
|
|
|
|
|
|
|
|
IdString PortPinToId(PortPin type)
|
|
|
|
{
|
2018-06-03 22:16:59 +08:00
|
|
|
#define X(t) if (type == PIN_##t) return #t;
|
|
|
|
|
|
|
|
X(IN_0)
|
|
|
|
X(IN_1)
|
|
|
|
X(IN_2)
|
|
|
|
X(IN_3)
|
|
|
|
X(O)
|
|
|
|
X(LO)
|
|
|
|
X(CIN)
|
|
|
|
X(COUT)
|
|
|
|
X(CEN)
|
|
|
|
X(CLK)
|
|
|
|
X(SR)
|
|
|
|
|
2018-06-04 18:37:56 +08:00
|
|
|
X(MASK_0)
|
|
|
|
X(MASK_1)
|
|
|
|
X(MASK_2)
|
|
|
|
X(MASK_3)
|
|
|
|
X(MASK_4)
|
|
|
|
X(MASK_5)
|
|
|
|
X(MASK_6)
|
|
|
|
X(MASK_7)
|
|
|
|
X(MASK_8)
|
|
|
|
X(MASK_9)
|
|
|
|
X(MASK_10)
|
|
|
|
X(MASK_11)
|
|
|
|
X(MASK_12)
|
|
|
|
X(MASK_13)
|
|
|
|
X(MASK_14)
|
|
|
|
X(MASK_15)
|
|
|
|
|
|
|
|
X(RDATA_0)
|
|
|
|
X(RDATA_1)
|
|
|
|
X(RDATA_2)
|
|
|
|
X(RDATA_3)
|
|
|
|
X(RDATA_4)
|
|
|
|
X(RDATA_5)
|
|
|
|
X(RDATA_6)
|
|
|
|
X(RDATA_7)
|
|
|
|
X(RDATA_8)
|
|
|
|
X(RDATA_9)
|
|
|
|
X(RDATA_10)
|
|
|
|
X(RDATA_11)
|
|
|
|
X(RDATA_12)
|
|
|
|
X(RDATA_13)
|
|
|
|
X(RDATA_14)
|
|
|
|
X(RDATA_15)
|
|
|
|
|
|
|
|
X(WDATA_0)
|
|
|
|
X(WDATA_1)
|
|
|
|
X(WDATA_2)
|
|
|
|
X(WDATA_3)
|
|
|
|
X(WDATA_4)
|
|
|
|
X(WDATA_5)
|
|
|
|
X(WDATA_6)
|
|
|
|
X(WDATA_7)
|
|
|
|
X(WDATA_8)
|
|
|
|
X(WDATA_9)
|
|
|
|
X(WDATA_10)
|
|
|
|
X(WDATA_11)
|
|
|
|
X(WDATA_12)
|
|
|
|
X(WDATA_13)
|
|
|
|
X(WDATA_14)
|
|
|
|
X(WDATA_15)
|
|
|
|
|
|
|
|
X(WADDR_0)
|
|
|
|
X(WADDR_1)
|
|
|
|
X(WADDR_2)
|
|
|
|
X(WADDR_3)
|
|
|
|
X(WADDR_4)
|
|
|
|
X(WADDR_5)
|
|
|
|
X(WADDR_6)
|
|
|
|
X(WADDR_7)
|
|
|
|
X(WADDR_8)
|
|
|
|
X(WADDR_9)
|
|
|
|
X(WADDR_10)
|
|
|
|
|
|
|
|
X(RADDR_0)
|
|
|
|
X(RADDR_1)
|
|
|
|
X(RADDR_2)
|
|
|
|
X(RADDR_3)
|
|
|
|
X(RADDR_4)
|
|
|
|
X(RADDR_5)
|
|
|
|
X(RADDR_6)
|
|
|
|
X(RADDR_7)
|
|
|
|
X(RADDR_8)
|
|
|
|
X(RADDR_9)
|
|
|
|
X(RADDR_10)
|
|
|
|
|
|
|
|
X(WCLK)
|
|
|
|
X(WCLKE)
|
|
|
|
X(WE)
|
|
|
|
|
|
|
|
X(RCLK)
|
|
|
|
X(RCLKE)
|
|
|
|
X(RE)
|
|
|
|
|
2018-06-03 22:16:59 +08:00
|
|
|
X(PACKAGE_PIN)
|
|
|
|
X(LATCH_INPUT_VALUE)
|
|
|
|
X(CLOCK_ENABLE)
|
|
|
|
X(INPUT_CLK)
|
|
|
|
X(OUTPUT_CLK)
|
|
|
|
X(OUTPUT_ENABLE)
|
|
|
|
X(D_OUT_0)
|
|
|
|
X(D_OUT_1)
|
|
|
|
X(D_IN_0)
|
|
|
|
X(D_IN_1)
|
|
|
|
|
|
|
|
#undef X
|
2018-05-26 22:08:20 +08:00
|
|
|
return IdString();
|
|
|
|
}
|
|
|
|
|
|
|
|
PortPin PortPinFromId(IdString id)
|
|
|
|
{
|
2018-06-03 22:16:59 +08:00
|
|
|
#define X(t) if (id == #t) return PIN_##t;
|
|
|
|
|
|
|
|
X(IN_0)
|
|
|
|
X(IN_1)
|
|
|
|
X(IN_2)
|
|
|
|
X(IN_3)
|
|
|
|
X(O)
|
|
|
|
X(LO)
|
|
|
|
X(CIN)
|
|
|
|
X(COUT)
|
|
|
|
X(CEN)
|
|
|
|
X(CLK)
|
|
|
|
X(SR)
|
|
|
|
|
2018-06-04 18:37:56 +08:00
|
|
|
X(MASK_0)
|
|
|
|
X(MASK_1)
|
|
|
|
X(MASK_2)
|
|
|
|
X(MASK_3)
|
|
|
|
X(MASK_4)
|
|
|
|
X(MASK_5)
|
|
|
|
X(MASK_6)
|
|
|
|
X(MASK_7)
|
|
|
|
X(MASK_8)
|
|
|
|
X(MASK_9)
|
|
|
|
X(MASK_10)
|
|
|
|
X(MASK_11)
|
|
|
|
X(MASK_12)
|
|
|
|
X(MASK_13)
|
|
|
|
X(MASK_14)
|
|
|
|
X(MASK_15)
|
|
|
|
|
|
|
|
X(RDATA_0)
|
|
|
|
X(RDATA_1)
|
|
|
|
X(RDATA_2)
|
|
|
|
X(RDATA_3)
|
|
|
|
X(RDATA_4)
|
|
|
|
X(RDATA_5)
|
|
|
|
X(RDATA_6)
|
|
|
|
X(RDATA_7)
|
|
|
|
X(RDATA_8)
|
|
|
|
X(RDATA_9)
|
|
|
|
X(RDATA_10)
|
|
|
|
X(RDATA_11)
|
|
|
|
X(RDATA_12)
|
|
|
|
X(RDATA_13)
|
|
|
|
X(RDATA_14)
|
|
|
|
X(RDATA_15)
|
|
|
|
|
|
|
|
X(WDATA_0)
|
|
|
|
X(WDATA_1)
|
|
|
|
X(WDATA_2)
|
|
|
|
X(WDATA_3)
|
|
|
|
X(WDATA_4)
|
|
|
|
X(WDATA_5)
|
|
|
|
X(WDATA_6)
|
|
|
|
X(WDATA_7)
|
|
|
|
X(WDATA_8)
|
|
|
|
X(WDATA_9)
|
|
|
|
X(WDATA_10)
|
|
|
|
X(WDATA_11)
|
|
|
|
X(WDATA_12)
|
|
|
|
X(WDATA_13)
|
|
|
|
X(WDATA_14)
|
|
|
|
X(WDATA_15)
|
|
|
|
|
|
|
|
X(WADDR_0)
|
|
|
|
X(WADDR_1)
|
|
|
|
X(WADDR_2)
|
|
|
|
X(WADDR_3)
|
|
|
|
X(WADDR_4)
|
|
|
|
X(WADDR_5)
|
|
|
|
X(WADDR_6)
|
|
|
|
X(WADDR_7)
|
|
|
|
X(WADDR_8)
|
|
|
|
X(WADDR_9)
|
|
|
|
X(WADDR_10)
|
|
|
|
|
|
|
|
X(RADDR_0)
|
|
|
|
X(RADDR_1)
|
|
|
|
X(RADDR_2)
|
|
|
|
X(RADDR_3)
|
|
|
|
X(RADDR_4)
|
|
|
|
X(RADDR_5)
|
|
|
|
X(RADDR_6)
|
|
|
|
X(RADDR_7)
|
|
|
|
X(RADDR_8)
|
|
|
|
X(RADDR_9)
|
|
|
|
X(RADDR_10)
|
|
|
|
|
|
|
|
X(WCLK)
|
|
|
|
X(WCLKE)
|
|
|
|
X(WE)
|
|
|
|
|
|
|
|
X(RCLK)
|
|
|
|
X(RCLKE)
|
|
|
|
X(RE)
|
|
|
|
|
2018-06-03 22:16:59 +08:00
|
|
|
X(PACKAGE_PIN)
|
|
|
|
X(LATCH_INPUT_VALUE)
|
|
|
|
X(CLOCK_ENABLE)
|
|
|
|
X(INPUT_CLK)
|
|
|
|
X(OUTPUT_CLK)
|
|
|
|
X(OUTPUT_ENABLE)
|
|
|
|
X(D_OUT_0)
|
|
|
|
X(D_OUT_1)
|
|
|
|
X(D_IN_0)
|
|
|
|
X(D_IN_1)
|
|
|
|
|
|
|
|
#undef X
|
2018-05-26 22:08:20 +08:00
|
|
|
return PIN_NIL;
|
|
|
|
}
|
|
|
|
|
|
|
|
// -----------------------------------------------------------------------
|
|
|
|
|
2018-05-26 20:56:30 +08:00
|
|
|
Chip::Chip(ChipArgs args)
|
2018-05-26 20:27:21 +08:00
|
|
|
{
|
2018-05-26 20:56:30 +08:00
|
|
|
if (args.type == ChipArgs::LP384) {
|
2018-06-06 21:13:41 +08:00
|
|
|
chip_info = chip_info_384;
|
|
|
|
return;
|
|
|
|
} else if (args.type == ChipArgs::LP1K || args.type == ChipArgs::HX1K) {
|
|
|
|
chip_info = chip_info_1k;
|
|
|
|
return;
|
|
|
|
} else if (args.type == ChipArgs::UP5K) {
|
|
|
|
chip_info = chip_info_5k;
|
|
|
|
return;
|
|
|
|
} else if (args.type == ChipArgs::LP8K || args.type == ChipArgs::HX8K) {
|
|
|
|
chip_info = chip_info_8k;
|
2018-05-26 20:56:30 +08:00
|
|
|
return;
|
2018-06-05 21:01:26 +08:00
|
|
|
} else {
|
|
|
|
fprintf(stderr, "Unsupported chip type\n");
|
|
|
|
exit(EXIT_FAILURE);
|
2018-05-26 20:56:30 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
abort();
|
2018-05-26 20:27:21 +08:00
|
|
|
}
|
|
|
|
|
2018-06-06 21:13:41 +08:00
|
|
|
// -----------------------------------------------------------------------
|
|
|
|
|
2018-05-26 22:08:20 +08:00
|
|
|
BelId Chip::getBelByName(IdString name) const
|
2018-05-26 20:27:21 +08:00
|
|
|
{
|
2018-05-26 22:08:20 +08:00
|
|
|
BelId ret;
|
|
|
|
|
|
|
|
if (bel_by_name.empty()) {
|
2018-06-06 21:13:41 +08:00
|
|
|
for (int i = 0; i < chip_info.num_bels; i++)
|
|
|
|
bel_by_name[chip_info.bel_data[i].name] = i;
|
2018-05-26 22:08:20 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
auto it = bel_by_name.find(name);
|
|
|
|
if (it != bel_by_name.end())
|
|
|
|
ret.index = it->second;
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2018-06-06 21:13:41 +08:00
|
|
|
WireId Chip::getWireBelPin(BelId bel, PortPin pin) const
|
|
|
|
{
|
|
|
|
// FIXME
|
|
|
|
return WireId();
|
|
|
|
}
|
|
|
|
|
|
|
|
// -----------------------------------------------------------------------
|
|
|
|
|
2018-05-26 22:08:20 +08:00
|
|
|
WireId Chip::getWireByName(IdString name) const
|
|
|
|
{
|
|
|
|
WireId ret;
|
|
|
|
|
|
|
|
if (wire_by_name.empty()) {
|
2018-06-06 21:13:41 +08:00
|
|
|
for (int i = 0; i < chip_info.num_wires; i++)
|
|
|
|
wire_by_name[chip_info.wire_data[i].name] = i;
|
2018-05-26 22:08:20 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
auto it = wire_by_name.find(name);
|
|
|
|
if (it != wire_by_name.end())
|
|
|
|
ret.index = it->second;
|
|
|
|
|
|
|
|
return ret;
|
2018-05-26 20:27:21 +08:00
|
|
|
}
|
|
|
|
|
2018-06-06 21:13:41 +08:00
|
|
|
// -----------------------------------------------------------------------
|
|
|
|
|
|
|
|
PipId Chip::getPipByName(IdString name) const
|
|
|
|
{
|
|
|
|
PipId ret;
|
|
|
|
|
|
|
|
if (pip_by_name.empty()) {
|
|
|
|
for (int i = 0; i < chip_info.num_pips; i++) {
|
|
|
|
PipId pip;
|
|
|
|
pip.index = i;
|
|
|
|
pip_by_name[getPipName(pip)] = i;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
auto it = pip_by_name.find(name);
|
|
|
|
if (it != pip_by_name.end())
|
|
|
|
ret.index = it->second;
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
// -----------------------------------------------------------------------
|
|
|
|
|
|
|
|
void Chip::getBelPosition(BelId bel, float &x, float &y) const
|
2018-05-26 20:27:21 +08:00
|
|
|
{
|
2018-05-26 22:08:20 +08:00
|
|
|
// FIXME
|
2018-06-06 21:13:41 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
void Chip::getWirePosition(WireId wire, float &x, float &y) const
|
|
|
|
{
|
|
|
|
// FIXME
|
|
|
|
}
|
|
|
|
|
|
|
|
void Chip::getPipPosition(WireId wire, float &x, float &y) const
|
|
|
|
{
|
|
|
|
// FIXME
|
|
|
|
}
|
|
|
|
|
|
|
|
vector<GraphicElement> Chip::getBelGraphics(BelId bel) const
|
|
|
|
{
|
|
|
|
vector<GraphicElement> ret;
|
|
|
|
// FIXME
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
vector<GraphicElement> Chip::getWireGraphics(WireId wire) const
|
|
|
|
{
|
|
|
|
vector<GraphicElement> ret;
|
|
|
|
// FIXME
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
vector<GraphicElement> Chip::getPipGraphics(PipId pip) const
|
|
|
|
{
|
|
|
|
vector<GraphicElement> ret;
|
|
|
|
// FIXME
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
vector<GraphicElement> Chip::getFrameGraphics() const
|
|
|
|
{
|
|
|
|
vector<GraphicElement> ret;
|
|
|
|
// FIXME
|
|
|
|
return ret;
|
2018-05-26 20:27:21 +08:00
|
|
|
}
|