caiyu/nextpnr
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

ice40: Add symbol output to bitstream generation

Browse Source 
Signed-off-by: David Shah <davey1576@gmail.com>
This commit is contained in:
David Shah 2018-06-17 12:38:21 +02:00
parent 6a937e0b45
commit 12818fb694
1 changed files with 8 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
ice40/bitstream.cc
View File

@ -287,12 +287,6 @@ void write_asc(const Design &design, std::ostream &out)
TileType tile = tile_at(chip, x, y); TileType tile = tile_at(chip, x, y);
TileInfoPOD &ti = bi.tiles_nonrouting[tile]; TileInfoPOD &ti = bi.tiles_nonrouting[tile];
// disable RAM to stop icebox_vlog crashing (FIXME)
if ((tile == TILE_RAMB) && (chip.args.type == ChipArgs::LP1K ||
chip.args.type == ChipArgs::HX1K)) {
set_config(ti, config.at(y).at(x), "RamConfig.PowerUp", true);
}
// set all ColBufCtrl bits (FIXME) // set all ColBufCtrl bits (FIXME)
bool setColBufCtrl = true; bool setColBufCtrl = true;
if (chip.args.type == ChipArgs::LP1K || if (chip.args.type == ChipArgs::LP1K ||
@ -398,6 +392,14 @@ void write_asc(const Design &design, std::ostream &out)
} }
} }
} }
// Write symbols
const bool write_symbols = 1;
for (auto wire : chip.getWires()) {
IdString net = chip.getWireNet(wire, false);
if (net != IdString())
out << ".sym " << wire.index << " net_" << net << std::endl;
}
} }
NEXTPNR_NAMESPACE_END NEXTPNR_NAMESPACE_END