caiyu/nextpnr
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

gowin: Add initial syntax support for long wires

Browse Source 
Only the recognition of the directive in the .CST file and elementary
checks are added, but not the long-wire mechanism itself.

Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
This commit is contained in:
YRabbit 2022-05-02 20:40:33 +10:00
parent 20cfafa109
commit 15413de359
1 changed files with 27 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

34
gowin/arch.cc
View File

@ -691,13 +691,15 @@ void Arch::read_cst(std::istream &in)
std::regex port_attrre = std::regex("([^ =;]+=[^ =;]+) *([^;]*;)"); std::regex port_attrre = std::regex("([^ =;]+=[^ =;]+) *([^;]*;)");
std::regex iobelre = std::regex("IO([TRBL])([0-9]+)\\[?([A-Z])\\]?"); std::regex iobelre = std::regex("IO([TRBL])([0-9]+)\\[?([A-Z])\\]?");
std::regex inslocre = std::regex("INS_LOC +\"([^\"]+)\" +R([0-9]+)C([0-9]+)\\[([0-9])\\]\\[([AB])\\] *;.*"); std::regex inslocre = std::regex("INS_LOC +\"([^\"]+)\" +R([0-9]+)C([0-9]+)\\[([0-9])\\]\\[([AB])\\] *;.*");
std::regex clockre = std::regex("CLOCK_LOC +\"([^\"]+)\" +BUF([GS])[^;]*;");
std::smatch match, match_attr, match_pinloc; std::smatch match, match_attr, match_pinloc;
std::string line, pinline; std::string line, pinline;
enum enum
{ {
ioloc, ioloc,
ioport, ioport,
insloc insloc,
clock
} cst_type; } cst_type;
settings.erase(id_cst); settings.erase(id_cst);
@ -708,24 +710,42 @@ void Arch::read_cst(std::istream &in)
if (std::regex_match(line, match, portre)) { if (std::regex_match(line, match, portre)) {
cst_type = ioport; cst_type = ioport;
} else { } else {
if (std::regex_match(line, match, inslocre)) { if (std::regex_match(line, match, clockre)) {
cst_type = insloc; cst_type = clock;
} else { } else {
if ((!line.empty()) && (line.rfind("//", 0) == std::string::npos)) { if (std::regex_match(line, match, inslocre)) {
log_warning("Invalid constraint: %s\n", line.c_str()); cst_type = insloc;
} else {
if ((!line.empty()) && (line.rfind("//", 0) == std::string::npos)) {
log_warning("Invalid constraint: %s\n", line.c_str());
}
continue;
} }
continue;
} }
} }
} }
IdString net = id(match[1]); IdString net = id(match[1]);
auto it = cells.find(net); auto it = cells.find(net);
if (it == cells.end()) { if (cst_type != clock && it == cells.end()) {
log_info("Cell %s not found\n", net.c_str(this)); log_info("Cell %s not found\n", net.c_str(this));
continue; continue;
} }
switch (cst_type) { switch (cst_type) {
case clock: { // CLOCK name BUFG|S
std::string which_clock = match[2];
if (which_clock.at(0) == 'S') {
auto ni = nets.find(net);
if (ni == nets.end()) {
log_info("Net %s not found\n", net.c_str(this));
continue;
}
log_info("Long wires are not implemented. The %s network will use normal routing.\n", net.c_str(this));
} else {
log_info("BUFG isn't supported\n");
continue;
}
} break;
case ioloc: { // IO_LOC name pin case ioloc: { // IO_LOC name pin
IdString pinname = id(match[2]); IdString pinname = id(match[2]);
pinline = match[2]; pinline = match[2];