caiyu/nextpnr
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

New refreshUi API

Browse Source 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2018-07-11 17:02:13 +02:00
parent 77818f53bd
commit 2a01b5e4d3
4 changed files with 33 additions and 18 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

33
common/nextpnr.h
View File

@ -259,6 +259,39 @@ struct BaseCtx
delete idstring_str_to_idx;
delete idstring_idx_to_str;
}
// --------------------------------------------------------------
bool allUiReload = false;
bool frameUiReload = false;
std::unordered_set<BelId> belUiReload;
std::unordered_set<WireId> wireUiReload;
std::unordered_set<PipId> pipUiReload;
void refreshUi()
{
allUiReload = true;
}
void refreshUiFrame()
{
frameUiReload = true;
}
void refreshUiBel(BelId bel)
{
belUiReload.insert(bel);
}
void refreshUiWire(WireId wire)
{
wireUiReload.insert(wire);
}
void refreshUiPip(PipId pip)
{
pipUiReload.insert(pip);
}
};
NEXTPNR_NAMESPACE_END

6
ecp5/arch.h
View File

@ -727,12 +727,6 @@ struct Arch : BaseCtx
DecalXY getWireDecal(WireId wire) const;
DecalXY getPipDecal(PipId pip) const;
bool allGraphicsReload = false;
bool frameGraphicsReload = false;
std::unordered_set<BelId> belGraphicsReload;
std::unordered_set<WireId> wireGraphicsReload;
std::unordered_set<PipId> pipGraphicsReload;
// -------------------------------------------------
// Get the delay through a cell from one port to another, returning false

6
generic/arch.h
View File

@ -164,12 +164,6 @@ struct Arch : BaseCtx
DecalXY getWireDecal(WireId wire) const;
DecalXY getPipDecal(PipId pip) const;
bool allGraphicsReload = false;
bool frameGraphicsReload = false;
std::unordered_set<BelId> belGraphicsReload;
std::unordered_set<WireId> wireGraphicsReload;
std::unordered_set<PipId> pipGraphicsReload;
bool getCellDelay(const CellInfo *cell, IdString fromPort, IdString toPort, delay_t &delay) const;
IdString getPortClock(const CellInfo *cell, IdString port) const;
bool isClockPort(const CellInfo *cell, IdString port) const;

6
ice40/arch.h
View File

@ -650,12 +650,6 @@ struct Arch : BaseCtx
DecalXY getWireDecal(WireId wire) const;
DecalXY getPipDecal(PipId pip) const;
bool allGraphicsReload = false;
bool frameGraphicsReload = false;
std::unordered_set<BelId> belGraphicsReload;
std::unordered_set<WireId> wireGraphicsReload;
std::unordered_set<PipId> pipGraphicsReload;
// -------------------------------------------------
// Get the delay through a cell from one port to another, returning false