one step closer
This commit is contained in:
parent
6508a0c267
commit
3624fe90b2
272
machxo2/baseconfigs.cc
Normal file
272
machxo2/baseconfigs.cc
Normal file
@ -0,0 +1,272 @@
|
|||||||
|
#include "config.h"
|
||||||
|
#include "nextpnr.h"
|
||||||
|
|
||||||
|
NEXTPNR_NAMESPACE_BEGIN
|
||||||
|
namespace BaseConfigs {
|
||||||
|
void config_empty_lcmxo2_256(ChipConfig &cc)
|
||||||
|
{
|
||||||
|
cc.tiles["PT1:CFG0_ENDL"].add_unknown(5, 41);
|
||||||
|
cc.tiles["PT1:CFG0_ENDL"].add_unknown(5, 43);
|
||||||
|
cc.tiles["PT1:CFG0_ENDL"].add_unknown(5, 47);
|
||||||
|
|
||||||
|
cc.tiles["PT4:CFG3"].add_unknown(5, 18);
|
||||||
|
}
|
||||||
|
|
||||||
|
void config_empty_lcmxo2_640(ChipConfig &cc)
|
||||||
|
{
|
||||||
|
cc.tiles["EBR_R0C14:EBR1_640"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R0C17:EBR1_640"].add_unknown(0, 12);
|
||||||
|
|
||||||
|
cc.tiles["PT1:CFG0_ENDL"].add_unknown(5, 41);
|
||||||
|
cc.tiles["PT1:CFG0_ENDL"].add_unknown(5, 43);
|
||||||
|
cc.tiles["PT1:CFG0_ENDL"].add_unknown(5, 47);
|
||||||
|
|
||||||
|
cc.tiles["PT4:CFG3"].add_unknown(5, 18);
|
||||||
|
}
|
||||||
|
|
||||||
|
void config_empty_lcmxo2_1200(ChipConfig &cc)
|
||||||
|
{
|
||||||
|
cc.tiles["EBR_R6C2:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R6C5:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R6C8:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R6C11:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R6C15:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R6C18:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R6C21:EBR1"].add_unknown(0, 12);
|
||||||
|
|
||||||
|
cc.tiles["PT4:CFG0"].add_unknown(5, 30);
|
||||||
|
cc.tiles["PT4:CFG0"].add_unknown(5, 32);
|
||||||
|
cc.tiles["PT4:CFG0"].add_unknown(5, 36);
|
||||||
|
|
||||||
|
cc.tiles["PT7:CFG3"].add_unknown(5, 18);
|
||||||
|
}
|
||||||
|
|
||||||
|
void config_empty_lcmxo2_2000(ChipConfig &cc)
|
||||||
|
{
|
||||||
|
cc.tiles["EBR_R8C3:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C6:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C9:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C12:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C16:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C19:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C22:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C25:EBR1"].add_unknown(0, 12);
|
||||||
|
|
||||||
|
cc.tiles["PT4:CFG0"].add_unknown(5, 30);
|
||||||
|
cc.tiles["PT4:CFG0"].add_unknown(5, 32);
|
||||||
|
cc.tiles["PT4:CFG0"].add_unknown(5, 36);
|
||||||
|
|
||||||
|
cc.tiles["PT7:CFG3"].add_unknown(5, 18);
|
||||||
|
}
|
||||||
|
|
||||||
|
void config_empty_lcmxo2_4000(ChipConfig &cc)
|
||||||
|
{
|
||||||
|
cc.tiles["EBR_R11C2:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R11C5:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R11C8:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R11C11:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R11C14:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R11C19:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R11C22:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R11C25:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R11C28:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R11C31:EBR1"].add_unknown(0, 12);
|
||||||
|
|
||||||
|
cc.tiles["PT4:CFG0"].add_unknown(5, 30);
|
||||||
|
cc.tiles["PT4:CFG0"].add_unknown(5, 32);
|
||||||
|
cc.tiles["PT4:CFG0"].add_unknown(5, 36);
|
||||||
|
|
||||||
|
cc.tiles["PT7:CFG3"].add_unknown(5, 18);
|
||||||
|
}
|
||||||
|
|
||||||
|
void config_empty_lcmxo2_7000(ChipConfig &cc)
|
||||||
|
{
|
||||||
|
cc.tiles["EBR_R13C2:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R13C5:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R13C8:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R13C11:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R13C14:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R13C17:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R13C22:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R13C25:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R13C28:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R13C31:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R13C34:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R13C37:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R13C40:EBR1"].add_unknown(0, 12);
|
||||||
|
|
||||||
|
cc.tiles["EBR_R20C2:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R20C5:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R20C8:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R20C11:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R20C14:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R20C17:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R20C22:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R20C25:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R20C28:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R20C31:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R20C34:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R20C37:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R20C40:EBR1"].add_unknown(0, 12);
|
||||||
|
|
||||||
|
cc.tiles["PT4:CFG0"].add_unknown(5, 30);
|
||||||
|
cc.tiles["PT4:CFG0"].add_unknown(5, 32);
|
||||||
|
cc.tiles["PT4:CFG0"].add_unknown(5, 36);
|
||||||
|
|
||||||
|
cc.tiles["PT7:CFG3"].add_unknown(5, 18);
|
||||||
|
}
|
||||||
|
|
||||||
|
void config_empty_lcmxo3_1300(ChipConfig &cc)
|
||||||
|
{
|
||||||
|
cc.tiles["EBR_R6C2:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R6C5:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R6C8:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R6C11:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R6C15:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R6C18:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R6C21:EBR1"].add_unknown(0, 12);
|
||||||
|
|
||||||
|
cc.tiles["PT4:CFG0"].add_unknown(5, 30);
|
||||||
|
cc.tiles["PT4:CFG0"].add_unknown(5, 32);
|
||||||
|
cc.tiles["PT4:CFG0"].add_unknown(5, 36);
|
||||||
|
|
||||||
|
cc.tiles["PT7:CFG3"].add_unknown(5, 18);
|
||||||
|
}
|
||||||
|
|
||||||
|
void config_empty_lcmxo3_2100(ChipConfig &cc)
|
||||||
|
{
|
||||||
|
cc.tiles["EBR_R8C3:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C6:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C9:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C12:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C16:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C19:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C22:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C25:EBR1"].add_unknown(0, 12);
|
||||||
|
|
||||||
|
cc.tiles["PT4:CFG0"].add_unknown(5, 30);
|
||||||
|
cc.tiles["PT4:CFG0"].add_unknown(5, 32);
|
||||||
|
cc.tiles["PT4:CFG0"].add_unknown(5, 36);
|
||||||
|
|
||||||
|
|
||||||
|
cc.tiles["PT7:CFG3"].add_unknown(5, 18);
|
||||||
|
}
|
||||||
|
|
||||||
|
void config_empty_lcmxo3_4300(ChipConfig &cc)
|
||||||
|
{
|
||||||
|
cc.tiles["EBR_R11C2:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R11C5:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R11C8:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R11C11:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R11C14:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R11C19:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R11C22:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R11C25:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R11C28:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R11C31:EBR1"].add_unknown(0, 12);
|
||||||
|
|
||||||
|
cc.tiles["PT4:CFG0"].add_unknown(5, 30);
|
||||||
|
cc.tiles["PT4:CFG0"].add_unknown(5, 32);
|
||||||
|
cc.tiles["PT4:CFG0"].add_unknown(5, 36);
|
||||||
|
|
||||||
|
cc.tiles["PT7:CFG3"].add_unknown(5, 18);
|
||||||
|
}
|
||||||
|
|
||||||
|
void config_empty_lcmxo3_6900(ChipConfig &cc)
|
||||||
|
{
|
||||||
|
cc.tiles["EBR_R13C2:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R13C5:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R13C8:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R13C11:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R13C14:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R13C17:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R13C22:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R13C25:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R13C28:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R13C31:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R13C34:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R13C37:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R13C40:EBR1"].add_unknown(0, 12);
|
||||||
|
|
||||||
|
cc.tiles["EBR_R20C2:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R20C5:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R20C8:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R20C11:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R20C14:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R20C17:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R20C22:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R20C25:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R20C28:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R20C31:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R20C34:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R20C37:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R20C40:EBR1"].add_unknown(0, 12);
|
||||||
|
|
||||||
|
cc.tiles["PT4:CFG0"].add_unknown(5, 30);
|
||||||
|
cc.tiles["PT4:CFG0"].add_unknown(5, 32);
|
||||||
|
cc.tiles["PT4:CFG0"].add_unknown(5, 36);
|
||||||
|
|
||||||
|
cc.tiles["PT7:CFG3"].add_unknown(5, 18);
|
||||||
|
}
|
||||||
|
|
||||||
|
void config_empty_lcmxo3_9400(ChipConfig &cc)
|
||||||
|
{
|
||||||
|
cc.tiles["EBR_R15C2:EBR1_10K"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R15C5:EBR1_10K"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R15C8:EBR1_10K"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R15C11:EBR1_10K"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R15C14:EBR1_10K"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R15C17:EBR1_10K"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R15C20:EBR1_10K"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R15C23:EBR1_10K"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R15C27:EBR1_10K"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R15C30:EBR1_10K"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R15C33:EBR1_10K"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R15C36:EBR1_10K"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R15C39:EBR1_10K"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R15C42:EBR1_10K"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R15C45:EBR1_10K"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R15C48:EBR1_10K"].add_unknown(0, 12);
|
||||||
|
|
||||||
|
cc.tiles["EBR_R8C2:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C5:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C8:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C11:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C14:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C17:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C20:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C23:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C27:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C30:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C33:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C36:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C39:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C42:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C45:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R8C48:EBR1"].add_unknown(0, 12);
|
||||||
|
|
||||||
|
cc.tiles["EBR_R22C2:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R22C5:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R22C8:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R22C11:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R22C14:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R22C17:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R22C20:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R22C23:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R22C27:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R22C30:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R22C33:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R22C36:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R22C39:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R22C42:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R22C45:EBR1"].add_unknown(0, 12);
|
||||||
|
cc.tiles["EBR_R22C48:EBR1"].add_unknown(0, 12);
|
||||||
|
|
||||||
|
cc.tiles["PT4:CFG0"].add_unknown(5, 30);
|
||||||
|
cc.tiles["PT4:CFG0"].add_unknown(5, 32);
|
||||||
|
cc.tiles["PT4:CFG0"].add_unknown(5, 36);
|
||||||
|
|
||||||
|
cc.tiles["PT7:CFG3"].add_unknown(5, 18);
|
||||||
|
}
|
||||||
|
} // namespace BaseConfigs
|
||||||
|
NEXTPNR_NAMESPACE_END
|
@ -30,275 +30,27 @@ NEXTPNR_NAMESPACE_BEGIN
|
|||||||
|
|
||||||
// These seem simple enough to do inline for now.
|
// These seem simple enough to do inline for now.
|
||||||
namespace BaseConfigs {
|
namespace BaseConfigs {
|
||||||
void config_empty_lcmxo2_256(ChipConfig &cc)
|
void config_empty_lcmxo2_256(ChipConfig &cc);
|
||||||
{
|
void config_empty_lcmxo2_640(ChipConfig &cc);
|
||||||
cc.tiles["PT1:CFG0_ENDL"].add_unknown(5, 41);
|
void config_empty_lcmxo2_1200(ChipConfig &cc);
|
||||||
cc.tiles["PT1:CFG0_ENDL"].add_unknown(5, 43);
|
void config_empty_lcmxo2_2000(ChipConfig &cc);
|
||||||
cc.tiles["PT1:CFG0_ENDL"].add_unknown(5, 47);
|
void config_empty_lcmxo2_4000(ChipConfig &cc);
|
||||||
|
void config_empty_lcmxo2_7000(ChipConfig &cc);
|
||||||
cc.tiles["PT4:CFG3"].add_unknown(5, 18);
|
void config_empty_lcmxo3_1300(ChipConfig &cc);
|
||||||
}
|
void config_empty_lcmxo3_2100(ChipConfig &cc);
|
||||||
|
void config_empty_lcmxo3_4300(ChipConfig &cc);
|
||||||
void config_empty_lcmxo2_640(ChipConfig &cc)
|
void config_empty_lcmxo3_6900(ChipConfig &cc);
|
||||||
{
|
void config_empty_lcmxo3_9400(ChipConfig &cc);
|
||||||
cc.tiles["EBR_R0C14:EBR1_640"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R0C17:EBR1_640"].add_unknown(0, 12);
|
|
||||||
|
|
||||||
cc.tiles["PT1:CFG0_ENDL"].add_unknown(5, 41);
|
|
||||||
cc.tiles["PT1:CFG0_ENDL"].add_unknown(5, 43);
|
|
||||||
cc.tiles["PT1:CFG0_ENDL"].add_unknown(5, 47);
|
|
||||||
|
|
||||||
cc.tiles["PT4:CFG3"].add_unknown(5, 18);
|
|
||||||
}
|
|
||||||
|
|
||||||
void config_empty_lcmxo2_1200(ChipConfig &cc)
|
|
||||||
{
|
|
||||||
cc.tiles["EBR_R6C2:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R6C5:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R6C8:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R6C11:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R6C15:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R6C18:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R6C21:EBR1"].add_unknown(0, 12);
|
|
||||||
|
|
||||||
cc.tiles["PT4:CFG0"].add_unknown(5, 30);
|
|
||||||
cc.tiles["PT4:CFG0"].add_unknown(5, 32);
|
|
||||||
cc.tiles["PT4:CFG0"].add_unknown(5, 36);
|
|
||||||
|
|
||||||
cc.tiles["PT7:CFG3"].add_unknown(5, 18);
|
|
||||||
}
|
|
||||||
|
|
||||||
void config_empty_lcmxo2_2000(ChipConfig &cc)
|
|
||||||
{
|
|
||||||
cc.tiles["EBR_R8C3:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C6:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C9:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C12:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C16:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C19:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C22:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C25:EBR1"].add_unknown(0, 12);
|
|
||||||
|
|
||||||
cc.tiles["PT4:CFG0"].add_unknown(5, 30);
|
|
||||||
cc.tiles["PT4:CFG0"].add_unknown(5, 32);
|
|
||||||
cc.tiles["PT4:CFG0"].add_unknown(5, 36);
|
|
||||||
|
|
||||||
cc.tiles["PT7:CFG3"].add_unknown(5, 18);
|
|
||||||
}
|
|
||||||
|
|
||||||
void config_empty_lcmxo2_4000(ChipConfig &cc)
|
|
||||||
{
|
|
||||||
cc.tiles["EBR_R11C2:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R11C5:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R11C8:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R11C11:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R11C14:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R11C19:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R11C22:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R11C25:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R11C28:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R11C31:EBR1"].add_unknown(0, 12);
|
|
||||||
|
|
||||||
cc.tiles["PT4:CFG0"].add_unknown(5, 30);
|
|
||||||
cc.tiles["PT4:CFG0"].add_unknown(5, 32);
|
|
||||||
cc.tiles["PT4:CFG0"].add_unknown(5, 36);
|
|
||||||
|
|
||||||
cc.tiles["PT7:CFG3"].add_unknown(5, 18);
|
|
||||||
}
|
|
||||||
|
|
||||||
void config_empty_lcmxo2_7000(ChipConfig &cc)
|
|
||||||
{
|
|
||||||
cc.tiles["EBR_R13C2:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R13C5:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R13C8:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R13C11:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R13C14:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R13C17:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R13C22:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R13C25:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R13C28:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R13C31:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R13C34:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R13C37:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R13C40:EBR1"].add_unknown(0, 12);
|
|
||||||
|
|
||||||
cc.tiles["EBR_R20C2:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R20C5:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R20C8:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R20C11:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R20C14:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R20C17:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R20C22:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R20C25:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R20C28:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R20C31:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R20C34:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R20C37:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R20C40:EBR1"].add_unknown(0, 12);
|
|
||||||
|
|
||||||
cc.tiles["PT4:CFG0"].add_unknown(5, 30);
|
|
||||||
cc.tiles["PT4:CFG0"].add_unknown(5, 32);
|
|
||||||
cc.tiles["PT4:CFG0"].add_unknown(5, 36);
|
|
||||||
|
|
||||||
cc.tiles["PT7:CFG3"].add_unknown(5, 18);
|
|
||||||
}
|
|
||||||
|
|
||||||
void config_empty_lcmxo3_1300(ChipConfig &cc)
|
|
||||||
{
|
|
||||||
cc.tiles["EBR_R6C2:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R6C5:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R6C8:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R6C11:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R6C15:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R6C18:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R6C21:EBR1"].add_unknown(0, 12);
|
|
||||||
|
|
||||||
cc.tiles["PT4:CFG0"].add_unknown(5, 30);
|
|
||||||
cc.tiles["PT4:CFG0"].add_unknown(5, 32);
|
|
||||||
cc.tiles["PT4:CFG0"].add_unknown(5, 36);
|
|
||||||
|
|
||||||
cc.tiles["PT7:CFG3"].add_unknown(5, 18);
|
|
||||||
}
|
|
||||||
|
|
||||||
void config_empty_lcmxo3_2100(ChipConfig &cc)
|
|
||||||
{
|
|
||||||
cc.tiles["EBR_R8C3:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C6:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C9:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C12:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C16:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C19:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C22:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C25:EBR1"].add_unknown(0, 12);
|
|
||||||
|
|
||||||
cc.tiles["PT4:CFG0"].add_unknown(5, 30);
|
|
||||||
cc.tiles["PT4:CFG0"].add_unknown(5, 32);
|
|
||||||
cc.tiles["PT4:CFG0"].add_unknown(5, 36);
|
|
||||||
|
|
||||||
|
|
||||||
cc.tiles["PT7:CFG3"].add_unknown(5, 18);
|
|
||||||
}
|
|
||||||
|
|
||||||
void config_empty_lcmxo3_4300(ChipConfig &cc)
|
|
||||||
{
|
|
||||||
cc.tiles["EBR_R11C2:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R11C5:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R11C8:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R11C11:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R11C14:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R11C19:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R11C22:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R11C25:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R11C28:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R11C31:EBR1"].add_unknown(0, 12);
|
|
||||||
|
|
||||||
cc.tiles["PT4:CFG0"].add_unknown(5, 30);
|
|
||||||
cc.tiles["PT4:CFG0"].add_unknown(5, 32);
|
|
||||||
cc.tiles["PT4:CFG0"].add_unknown(5, 36);
|
|
||||||
|
|
||||||
cc.tiles["PT7:CFG3"].add_unknown(5, 18);
|
|
||||||
}
|
|
||||||
|
|
||||||
void config_empty_lcmxo3_6900(ChipConfig &cc)
|
|
||||||
{
|
|
||||||
cc.tiles["EBR_R13C2:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R13C5:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R13C8:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R13C11:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R13C14:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R13C17:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R13C22:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R13C25:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R13C28:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R13C31:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R13C34:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R13C37:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R13C40:EBR1"].add_unknown(0, 12);
|
|
||||||
|
|
||||||
cc.tiles["EBR_R20C2:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R20C5:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R20C8:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R20C11:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R20C14:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R20C17:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R20C22:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R20C25:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R20C28:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R20C31:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R20C34:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R20C37:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R20C40:EBR1"].add_unknown(0, 12);
|
|
||||||
|
|
||||||
cc.tiles["PT4:CFG0"].add_unknown(5, 30);
|
|
||||||
cc.tiles["PT4:CFG0"].add_unknown(5, 32);
|
|
||||||
cc.tiles["PT4:CFG0"].add_unknown(5, 36);
|
|
||||||
|
|
||||||
cc.tiles["PT7:CFG3"].add_unknown(5, 18);
|
|
||||||
}
|
|
||||||
|
|
||||||
void config_empty_lcmxo3_9400(ChipConfig &cc)
|
|
||||||
{
|
|
||||||
cc.tiles["EBR_R15C2:EBR1_10K"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R15C5:EBR1_10K"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R15C8:EBR1_10K"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R15C11:EBR1_10K"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R15C14:EBR1_10K"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R15C17:EBR1_10K"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R15C20:EBR1_10K"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R15C23:EBR1_10K"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R15C27:EBR1_10K"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R15C30:EBR1_10K"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R15C33:EBR1_10K"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R15C36:EBR1_10K"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R15C39:EBR1_10K"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R15C42:EBR1_10K"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R15C45:EBR1_10K"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R15C48:EBR1_10K"].add_unknown(0, 12);
|
|
||||||
|
|
||||||
cc.tiles["EBR_R8C2:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C5:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C8:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C11:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C14:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C17:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C20:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C23:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C27:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C30:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C33:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C36:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C39:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C42:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C45:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R8C48:EBR1"].add_unknown(0, 12);
|
|
||||||
|
|
||||||
cc.tiles["EBR_R22C2:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R22C5:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R22C8:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R22C11:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R22C14:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R22C17:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R22C20:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R22C23:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R22C27:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R22C30:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R22C33:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R22C36:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R22C39:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R22C42:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R22C45:EBR1"].add_unknown(0, 12);
|
|
||||||
cc.tiles["EBR_R22C48:EBR1"].add_unknown(0, 12);
|
|
||||||
|
|
||||||
cc.tiles["PT4:CFG0"].add_unknown(5, 30);
|
|
||||||
cc.tiles["PT4:CFG0"].add_unknown(5, 32);
|
|
||||||
cc.tiles["PT4:CFG0"].add_unknown(5, 36);
|
|
||||||
|
|
||||||
cc.tiles["PT7:CFG3"].add_unknown(5, 18);
|
|
||||||
}
|
|
||||||
} // namespace BaseConfigs
|
} // namespace BaseConfigs
|
||||||
|
|
||||||
|
namespace {
|
||||||
|
struct MachXO2Bitgen
|
||||||
|
{
|
||||||
|
explicit MachXO2Bitgen(Context *ctx) : ctx(ctx){};
|
||||||
|
Context *ctx;
|
||||||
|
ChipConfig cc;
|
||||||
// Convert an absolute wire name to a relative Trellis one
|
// Convert an absolute wire name to a relative Trellis one
|
||||||
static std::string get_trellis_wirename(Context *ctx, Location loc, WireId wire)
|
std::string get_trellis_wirename(Location loc, WireId wire)
|
||||||
{
|
{
|
||||||
std::string basename = ctx->tile_info(wire)->wire_data[wire.index].name.get();
|
std::string basename = ctx->tile_info(wire)->wire_data[wire.index].name.get();
|
||||||
std::string prefix2 = basename.substr(0, 2);
|
std::string prefix2 = basename.substr(0, 2);
|
||||||
@ -378,12 +130,12 @@ static std::string get_trellis_wirename(Context *ctx, Location loc, WireId wire)
|
|||||||
return rel_prefix + "_" + basename;
|
return rel_prefix + "_" + basename;
|
||||||
}
|
}
|
||||||
|
|
||||||
static void set_pip(Context *ctx, ChipConfig &cc, PipId pip)
|
void set_pip(ChipConfig &cc, PipId pip)
|
||||||
{
|
{
|
||||||
std::string tile = ctx->get_pip_tilename(pip);
|
std::string tile = ctx->get_pip_tilename(pip);
|
||||||
std::string tile_type = ctx->chip_info->tiletype_names[ctx->tile_info(pip)->pip_data[pip.index].tile_type].get();
|
std::string tile_type = ctx->chip_info->tiletype_names[ctx->tile_info(pip)->pip_data[pip.index].tile_type].get();
|
||||||
std::string source = get_trellis_wirename(ctx, pip.location, ctx->getPipSrcWire(pip));
|
std::string source = get_trellis_wirename(pip.location, ctx->getPipSrcWire(pip));
|
||||||
std::string sink = get_trellis_wirename(ctx, pip.location, ctx->getPipDstWire(pip));
|
std::string sink = get_trellis_wirename(pip.location, ctx->getPipDstWire(pip));
|
||||||
cc.tiles[tile].add_arc(sink, source);
|
cc.tiles[tile].add_arc(sink, source);
|
||||||
|
|
||||||
// Special case pips whose config bits are spread across tiles.
|
// Special case pips whose config bits are spread across tiles.
|
||||||
@ -398,7 +150,7 @@ static void set_pip(Context *ctx, ChipConfig &cc, PipId pip)
|
|||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
static unsigned permute_lut(Context *ctx, CellInfo *cell, pool<IdString> &used_phys_pins, unsigned orig_init)
|
unsigned permute_lut(CellInfo *cell, pool<IdString> &used_phys_pins, unsigned orig_init)
|
||||||
{
|
{
|
||||||
std::array<std::vector<unsigned>, 4> phys_to_log;
|
std::array<std::vector<unsigned>, 4> phys_to_log;
|
||||||
const std::array<IdString, 4> ports{id_A, id_B, id_C, id_D};
|
const std::array<IdString, 4> ports{id_A, id_B, id_C, id_D};
|
||||||
@ -447,7 +199,7 @@ static unsigned permute_lut(Context *ctx, CellInfo *cell, pool<IdString> &used_p
|
|||||||
return permuted_init;
|
return permuted_init;
|
||||||
}
|
}
|
||||||
|
|
||||||
static std::vector<bool> int_to_bitvector(int val, int size)
|
std::vector<bool> int_to_bitvector(int val, int size)
|
||||||
{
|
{
|
||||||
std::vector<bool> bv;
|
std::vector<bool> bv;
|
||||||
for (int i = 0; i < size; i++) {
|
for (int i = 0; i < size; i++) {
|
||||||
@ -470,14 +222,15 @@ std::string intstr_or_default(const dict<IdString, Property> &ct, const IdString
|
|||||||
};
|
};
|
||||||
|
|
||||||
// Get the PIC tile corresponding to a PIO bel
|
// Get the PIC tile corresponding to a PIO bel
|
||||||
static std::string get_pic_tile(Context *ctx, BelId bel)
|
std::string get_pic_tile(BelId bel)
|
||||||
{
|
{
|
||||||
static const std::set<std::string> pio_t = {"PIC_T0", "PIC_T0_256", "PIC_TS0"};
|
static const std::set<std::string> pio_t = {"PIC_T0", "PIC_T0_256", "PIC_TS0"};
|
||||||
static const std::set<std::string> pio_b = {"PIC_B0", "PIC_B0_256", "PIC_BS0_256"};
|
static const std::set<std::string> pio_b = {"PIC_B0", "PIC_B0_256", "PIC_BS0_256"};
|
||||||
static const std::set<std::string> pio_l = {"PIC_L0", "PIC_L1", "PIC_L2", "PIC_L3",
|
static const std::set<std::string> pio_l = {"PIC_L0", "PIC_L1", "PIC_L2", "PIC_L3", "PIC_LS0",
|
||||||
"PIC_LS0", "PIC_L0_VREF3", "PIC_L0_VREF4", "PIC_L0_VREF5",
|
"PIC_L0_VREF3", "PIC_L0_VREF4", "PIC_L0_VREF5",
|
||||||
"PIC_L1_VREF3", "PIC_L1_VREF4", "PIC_L1_VREF5", "PIC_L2_VREF4",
|
"PIC_L1_VREF3", "PIC_L1_VREF4", "PIC_L1_VREF5",
|
||||||
"PIC_L2_VREF5", "PIC_L3_VREF4", "PIC_L3_VREF5"};
|
"PIC_L2_VREF4", "PIC_L2_VREF5",
|
||||||
|
"PIC_L3_VREF4", "PIC_L3_VREF5"};
|
||||||
static const std::set<std::string> pio_r = {"PIC_R0", "PIC_R1", "PIC_RS0",
|
static const std::set<std::string> pio_r = {"PIC_R0", "PIC_R1", "PIC_RS0",
|
||||||
"PIC_R0_256", "PIC_R1_640", "PIC_RS0_256"};
|
"PIC_R0_256", "PIC_R1_640", "PIC_RS0_256"};
|
||||||
|
|
||||||
@ -495,7 +248,7 @@ static std::string get_pic_tile(Context *ctx, BelId bel)
|
|||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
void write_bitstream(Context *ctx, std::string text_config_file)
|
void run()
|
||||||
{
|
{
|
||||||
ChipConfig cc;
|
ChipConfig cc;
|
||||||
IdString base_id = ctx->id(ctx->chip_info->device_name.get());
|
IdString base_id = ctx->id(ctx->chip_info->device_name.get());
|
||||||
@ -541,7 +294,7 @@ void write_bitstream(Context *ctx, std::string text_config_file)
|
|||||||
for (auto pip : ctx->getPips()) {
|
for (auto pip : ctx->getPips()) {
|
||||||
if (ctx->getBoundPipNet(pip) != nullptr) {
|
if (ctx->getBoundPipNet(pip) != nullptr) {
|
||||||
if (ctx->get_pip_class(pip) == 0) { // ignore fixed pips
|
if (ctx->get_pip_class(pip) == 0) { // ignore fixed pips
|
||||||
set_pip(ctx, cc, pip);
|
set_pip(cc, pip);
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
@ -570,7 +323,7 @@ void write_bitstream(Context *ctx, std::string text_config_file)
|
|||||||
int lut_init = int_or_default(ci->params, id_INITVAL);
|
int lut_init = int_or_default(ci->params, id_INITVAL);
|
||||||
cc.tiles[tname].add_enum(slice + ".MODE", mode);
|
cc.tiles[tname].add_enum(slice + ".MODE", mode);
|
||||||
cc.tiles[tname].add_word(slice + ".K" + lc + ".INIT",
|
cc.tiles[tname].add_word(slice + ".K" + lc + ".INIT",
|
||||||
int_to_bitvector(permute_lut(ctx, ci, used_phys_pins, lut_init), 16));
|
int_to_bitvector(permute_lut(ci, used_phys_pins, lut_init), 16));
|
||||||
if (mode == "CCU2") {
|
if (mode == "CCU2") {
|
||||||
cc.tiles[tname].add_enum(slice + ".CCU2.INJECT1_" + lc, str_or_default(ci->params, id_CCU2_INJECT1, "YES"));
|
cc.tiles[tname].add_enum(slice + ".CCU2.INJECT1_" + lc, str_or_default(ci->params, id_CCU2_INJECT1, "YES"));
|
||||||
} else {
|
} else {
|
||||||
@ -623,7 +376,7 @@ void write_bitstream(Context *ctx, std::string text_config_file)
|
|||||||
std::string pio = ctx->tile_info(bel)->bel_data[bel.index].name.get();
|
std::string pio = ctx->tile_info(bel)->bel_data[bel.index].name.get();
|
||||||
std::string iotype = str_or_default(ci->attrs, id_IO_TYPE, "LVCMOS33");
|
std::string iotype = str_or_default(ci->attrs, id_IO_TYPE, "LVCMOS33");
|
||||||
std::string dir = str_or_default(ci->params, id_DIR, "INPUT");
|
std::string dir = str_or_default(ci->params, id_DIR, "INPUT");
|
||||||
std::string pic_tile = get_pic_tile(ctx, bel);
|
std::string pic_tile = get_pic_tile(bel);
|
||||||
cc.tiles[pic_tile].add_enum(pio + ".BASE_TYPE", dir + "_" + iotype);
|
cc.tiles[pic_tile].add_enum(pio + ".BASE_TYPE", dir + "_" + iotype);
|
||||||
} else if (ci->type == id_OSCH) {
|
} else if (ci->type == id_OSCH) {
|
||||||
std::string freq = str_or_default(ci->params, id_NOM_FREQ, "2.08");
|
std::string freq = str_or_default(ci->params, id_NOM_FREQ, "2.08");
|
||||||
@ -631,12 +384,19 @@ void write_bitstream(Context *ctx, std::string text_config_file)
|
|||||||
cc.tiles[ctx->get_tile_by_type("CFG1")].add_enum("OSCH.NOM_FREQ", freq);
|
cc.tiles[ctx->get_tile_by_type("CFG1")].add_enum("OSCH.NOM_FREQ", freq);
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
}
|
||||||
|
};
|
||||||
|
} // namespace
|
||||||
|
|
||||||
|
void write_bitstream(Context *ctx, std::string text_config_file)
|
||||||
|
{
|
||||||
|
MachXO2Bitgen bitgen(ctx);
|
||||||
|
bitgen.run();
|
||||||
|
|
||||||
// Configure chip
|
// Configure chip
|
||||||
if (!text_config_file.empty()) {
|
if (!text_config_file.empty()) {
|
||||||
std::ofstream out_config(text_config_file);
|
std::ofstream out_config(text_config_file);
|
||||||
out_config << cc;
|
out_config << bitgen.cc;
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
NEXTPNR_NAMESPACE_END
|
NEXTPNR_NAMESPACE_END
|
||||||
|
Loading…
Reference in New Issue
Block a user