caiyu/nextpnr
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Arch API: Removing Arch::isIOCell

Browse Source 
Signed-off-by: David Shah <davey1576@gmail.com>
This commit is contained in:
David Shah 2018-08-08 17:06:59 +02:00
parent 936b52eafc
commit 433ad6462e
5 changed files with 0 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
ecp5/arch.cc
View File

@ -500,8 +500,6 @@ TimingPortClass Arch::getPortTimingClass(const CellInfo *cell, IdString port, Id
return TMG_IGNORE; return TMG_IGNORE;
} }
bool Arch::isIOCell(const CellInfo *cell) const { return cell->type == id("TRELLIS_IO"); }
std::vector<std::pair<std::string, std::string>> Arch::getTilesAtLocation(int row, int col) std::vector<std::pair<std::string, std::string>> Arch::getTilesAtLocation(int row, int col)
{ {
std::vector<std::pair<std::string, std::string>> ret; std::vector<std::pair<std::string, std::string>> ret;

2
ecp5/arch.h
View File

@ -831,8 +831,6 @@ struct Arch : BaseCtx
TimingPortClass getPortTimingClass(const CellInfo *cell, IdString port, IdString &clockPort) const; TimingPortClass getPortTimingClass(const CellInfo *cell, IdString port, IdString &clockPort) const;
// Return true if a port is a net // Return true if a port is a net
bool isGlobalNet(const NetInfo *net) const; bool isGlobalNet(const NetInfo *net) const;
// Return true if a cell is an IO
bool isIOCell(const CellInfo *cell) const;
// ------------------------------------------------- // -------------------------------------------------
// Placement validity checks // Placement validity checks

2
generic/arch.h
View File

@ -215,8 +215,6 @@ struct Arch : BaseCtx
bool getCellDelay(const CellInfo *cell, IdString fromPort, IdString toPort, DelayInfo &delay) const; bool getCellDelay(const CellInfo *cell, IdString fromPort, IdString toPort, DelayInfo &delay) const;
// Get the port class, also setting clockPort if applicable // Get the port class, also setting clockPort if applicable
TimingPortClass getPortTimingClass(const CellInfo *cell, IdString port, IdString &clockPort) const; TimingPortClass getPortTimingClass(const CellInfo *cell, IdString port, IdString &clockPort) const;
// Return true if a cell is an IO
bool isIOCell(const CellInfo *cell) const;
bool isValidBelForCell(CellInfo *cell, BelId bel) const; bool isValidBelForCell(CellInfo *cell, BelId bel) const;
bool isBelLocationValid(BelId bel) const; bool isBelLocationValid(BelId bel) const;

2
ice40/arch.cc
View File

@ -968,8 +968,6 @@ bool Arch::isGlobalNet(const NetInfo *net) const
return net->driver.cell != nullptr && net->driver.port == id_glb_buf_out; return net->driver.cell != nullptr && net->driver.port == id_glb_buf_out;
} }
bool Arch::isIOCell(const CellInfo *cell) const { return cell->type == id_sb_io; }
// Assign arch arg info // Assign arch arg info
void Arch::assignArchInfo() void Arch::assignArchInfo()
{ {

2
ice40/arch.h
View File

@ -792,8 +792,6 @@ struct Arch : BaseCtx
TimingPortClass getPortTimingClass(const CellInfo *cell, IdString port, IdString &clockDomain) const; TimingPortClass getPortTimingClass(const CellInfo *cell, IdString port, IdString &clockDomain) const;
// Return true if a port is a net // Return true if a port is a net
bool isGlobalNet(const NetInfo *net) const; bool isGlobalNet(const NetInfo *net) const;
// Return true if a cell is an IO
bool isIOCell(const CellInfo *cell) const;
// ------------------------------------------------- // -------------------------------------------------