caiyu/nextpnr
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

ice40: Fix DSP cascade wires

Browse Source 
Signed-off-by: David Shah <dave@ds0.me>
This commit is contained in:
David Shah 2019-09-03 11:53:43 +01:00
parent c06d7390b6
commit 4d8fa13033
1 changed files with 9 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
ice40/chipdb.py
View File

@ -969,10 +969,15 @@ def add_bel_ec(ec):
last_dsp_y = 23 last_dsp_y = 23
else: else:
assert False, "unknown DSP y " + str(y) assert False, "unknown DSP y " + str(y)
wire_signextin = add_wire(x, last_dsp_y, "dsp/signextout") def add_if_new(x, y, name):
wire_signextout = add_wire(x, y, "dsp/signextout") if (x, y, name) in wire_names:
wire_accumci = add_wire(x, last_dsp_y, "dsp/accumco") return wire_names[(x, y, name)]
wire_accumco = add_wire(x, y, "dsp/accumco") else:
return add_wire(x, y, name)
wire_signextin = add_if_new(x, last_dsp_y, "dsp/signextout")
wire_signextout = add_if_new(x, y, "dsp/signextout")
wire_accumci = add_if_new(x, last_dsp_y, "dsp/accumco")
wire_accumco = add_if_new(x, y, "dsp/accumco")
add_bel_input(bel, wire_signextin, "SIGNEXTIN") add_bel_input(bel, wire_signextin, "SIGNEXTIN")
add_bel_output(bel, wire_signextout, "SIGNEXTOUT") add_bel_output(bel, wire_signextout, "SIGNEXTOUT")
add_bel_input(bel, wire_accumci, "ACCUMCI") add_bel_input(bel, wire_accumci, "ACCUMCI")