caiyu/nextpnr
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fabulous: Add timing model for carries

Browse Source 
Signed-off-by: gatecat <gatecat@ds0.me>
This commit is contained in:
gatecat 2023-02-23 15:36:28 +01:00 committed by myrtle
parent 26fcf349ad
commit 5d0aa77861
1 changed files with 20 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
generic/viaduct/fabulous/fabulous.cc
View File

@ -83,14 +83,21 @@ struct FabulousImpl : ViaductAPI
CellInfo *ci = cell.second.get(); CellInfo *ci = cell.second.get();
if (ci->type == id_FABULOUS_LC) { if (ci->type == id_FABULOUS_LC) {
auto &lct = cell_tags.get(ci); auto &lct = cell_tags.get(ci);
if (lct.comb.carry_used) {
ctx->addCellTimingDelay(ci->name, id_Ci, id_Co, 1.0);
}
if (lct.ff.ff_used) { if (lct.ff.ff_used) {
ctx->addCellTimingClock(ci->name, id_CLK); ctx->addCellTimingClock(ci->name, id_CLK);
for (unsigned i = 0; i < cfg.clb.lut_k; i++) for (unsigned i = 0; i < cfg.clb.lut_k; i++)
ctx->addCellTimingSetupHold(ci->name, ctx->idf("I%d", i), id_CLK, 2.5, 0.1); ctx->addCellTimingSetupHold(ci->name, ctx->idf("I%d", i), id_CLK, 2.5, 0.1);
ctx->addCellTimingClockToOut(ci->name, id_Q, id_CLK, 1.0); ctx->addCellTimingClockToOut(ci->name, id_Q, id_CLK, 1.0);
if (bool_or_default(ci->params, id_I0MUX))
ctx->addCellTimingSetupHold(ci->name, id_Ci, id_CLK, 2.5, 0.1);
} else { } else {
for (unsigned i = 0; i < cfg.clb.lut_k; i++) for (unsigned i = 0; i < cfg.clb.lut_k; i++)
ctx->addCellTimingDelay(ci->name, ctx->idf("I%d", i), id_O, 3.0); ctx->addCellTimingDelay(ci->name, ctx->idf("I%d", i), id_O, 3.0);
if (bool_or_default(ci->params, id_I0MUX))
ctx->addCellTimingDelay(ci->name, id_Ci, id_O, 3.0);
} }
} else if (ci->type == id_OutPass4_frame_config) { } else if (ci->type == id_OutPass4_frame_config) {
for (unsigned i = 0; i < 4; i++) for (unsigned i = 0; i < 4; i++)
@ -610,6 +617,19 @@ struct FabulousImpl : ViaductAPI
return true; return true;
} }
} }
delay_t predictDelay(BelId src_bel, IdString src_pin, BelId dst_bel, IdString dst_pin) const override
{
if (src_pin == id_Ci && dst_pin == id_Co)
return 0.5;
auto driver_loc = ctx->getBelLocation(src_bel);
auto sink_loc = ctx->getBelLocation(dst_bel);
int dx = abs(sink_loc.x - driver_loc.x);
int dy = abs(sink_loc.y - driver_loc.y);
return (dx + dy) * ctx->args.delayScale + ctx->args.delayOffset;
}
}; };
struct FabulousArch : ViaductArch struct FabulousArch : ViaductArch