nexus: Arch utilities
Signed-off-by: David Shah <dave@ds0.me>
This commit is contained in:
parent
54e0ef9cf7
commit
60c6510b3b
93
nexus/arch.h
93
nexus/arch.h
@ -88,9 +88,10 @@ NPNR_PACKED_STRUCT(struct BelPinPOD {
|
|||||||
int32_t pin; // bel pin name IdString
|
int32_t pin; // bel pin name IdString
|
||||||
});
|
});
|
||||||
|
|
||||||
enum TileWireFlags : uint32_t {
|
enum TileWireFlags : uint32_t
|
||||||
|
{
|
||||||
WIRE_PRIMARY = 0x80000000,
|
WIRE_PRIMARY = 0x80000000,
|
||||||
}
|
};
|
||||||
|
|
||||||
NPNR_PACKED_STRUCT(struct LocWireInfoPOD {
|
NPNR_PACKED_STRUCT(struct LocWireInfoPOD {
|
||||||
int32_t name; // wire name in tile IdString
|
int32_t name; // wire name in tile IdString
|
||||||
@ -128,8 +129,8 @@ NPNR_PACKED_STRUCT(struct RelWireInfoPOD {
|
|||||||
});
|
});
|
||||||
|
|
||||||
NPNR_PACKED_STRUCT(struct WireNeighboursInfoPOD {
|
NPNR_PACKED_STRUCT(struct WireNeighboursInfoPOD {
|
||||||
uint16_t num_uphill, num_downhill;
|
uint32_t num_nwires;
|
||||||
RelPtr<RelWireInfoPOD> wires_uh, wires_dh;
|
RelPtr<RelWireInfoPOD> neigh_wires;
|
||||||
});
|
});
|
||||||
|
|
||||||
NPNR_PACKED_STRUCT(struct LocNeighourhoodPOD { RelPtr<WireNeighboursInfoPOD> wire_neighbours; });
|
NPNR_PACKED_STRUCT(struct LocNeighourhoodPOD { RelPtr<WireNeighboursInfoPOD> wire_neighbours; });
|
||||||
@ -165,8 +166,92 @@ NPNR_PACKED_STRUCT(struct ChipInfoPOD {
|
|||||||
});
|
});
|
||||||
|
|
||||||
NPNR_PACKED_STRUCT(struct DatabasePOD {
|
NPNR_PACKED_STRUCT(struct DatabasePOD {
|
||||||
|
uint32_t version;
|
||||||
uint32_t num_chips;
|
uint32_t num_chips;
|
||||||
|
RelPtr<char> family;
|
||||||
RelPtr<ChipInfoPOD> chips;
|
RelPtr<ChipInfoPOD> chips;
|
||||||
|
uint32_t num_loctypes;
|
||||||
|
RelPtr<LocTypePOD> loctypes;
|
||||||
});
|
});
|
||||||
|
|
||||||
|
const int bba_version =
|
||||||
|
#include "bba_version.inc"
|
||||||
|
;
|
||||||
|
|
||||||
|
struct ArchArgs
|
||||||
|
{
|
||||||
|
std::string chipdb;
|
||||||
|
std::string device;
|
||||||
|
std::string package;
|
||||||
|
};
|
||||||
|
|
||||||
|
struct Arch : BaseCtx
|
||||||
|
{
|
||||||
|
ArchArgs args;
|
||||||
|
Arch(ArchArgs args);
|
||||||
|
|
||||||
|
boost::iostreams::mapped_file_source blob_file;
|
||||||
|
const DatabasePOD *db;
|
||||||
|
const ChipInfoPOD *chip_info;
|
||||||
|
|
||||||
|
std::string getChipName() const;
|
||||||
|
|
||||||
|
IdString archId() const { return id("nexus"); }
|
||||||
|
ArchArgs archArgs() const { return args; }
|
||||||
|
IdString archArgsToId(ArchArgs args) const;
|
||||||
|
|
||||||
|
int getGridDimX() const { return chip_info->width; }
|
||||||
|
int getGridDimY() const { return chip_info->height; }
|
||||||
|
int getTileBelDimZ(int, int) const { return 256; }
|
||||||
|
int getTilePipDimZ(int, int) const { return 1; }
|
||||||
|
|
||||||
|
template <typename Id> const LocTypePOD &loc_data(Id &id) const
|
||||||
|
{
|
||||||
|
return db->loctypes[chip_info->grid[id.tile].loc_type];
|
||||||
|
}
|
||||||
|
|
||||||
|
template <typename Id> const LocNeighourhoodPOD &nh_data(Id &id) const
|
||||||
|
{
|
||||||
|
auto &t = chip_info->grid[id.tile];
|
||||||
|
return db->loctypes[t.loc_type].neighbourhoods[t.neighbourhood_type];
|
||||||
|
}
|
||||||
|
|
||||||
|
inline const BelInfoPOD &bel_data(BelId id) const { return loc_data(id).bels[id.index]; }
|
||||||
|
inline const LocWireInfoPOD &wire_data(WireId &id) const { return loc_data(id).wires[id.index]; }
|
||||||
|
inline const PipInfoPOD &pip_data(PipId &id) const { return loc_data(id).pips[id.index]; }
|
||||||
|
inline bool rel_tile(int32_t base, int16_t rel_x, int16_t rel_y, int32_t &next)
|
||||||
|
{
|
||||||
|
int32_t curr_x = base % chip_info->width;
|
||||||
|
int32_t curr_y = base / chip_info->width;
|
||||||
|
int32_t new_x = curr_x + rel_x;
|
||||||
|
int32_t new_y = curr_y + rel_y;
|
||||||
|
if (new_x < 0 || new_x >= chip_info->width)
|
||||||
|
return false;
|
||||||
|
if (new_y < 0 || new_y >= chip_info->height)
|
||||||
|
return false;
|
||||||
|
next = new_y * chip_info->width + new_x;
|
||||||
|
return true;
|
||||||
|
}
|
||||||
|
inline const WireId canonical_wire(int32_t tile, uint16_t index)
|
||||||
|
{
|
||||||
|
WireId wire{tile, index};
|
||||||
|
// `tile` is the primary location for the wire, so ID is already canonical
|
||||||
|
if (wire_data(wire).flags & WIRE_PRIMARY)
|
||||||
|
return wire;
|
||||||
|
// Not primary; find the primary location which forms the canonical ID
|
||||||
|
auto &nd = nh_data(wire);
|
||||||
|
auto &wn = nd.wire_neighbours[index];
|
||||||
|
for (size_t i = 0; i < wn.num_nwires; i++) {
|
||||||
|
auto &nw = wn.neigh_wires[i];
|
||||||
|
if (nw.arc_flags & LOGICAL_TO_PRIMARY) {
|
||||||
|
if (rel_tile(tile, nw.rel_x, nw.rel_y, wire.tile)) {
|
||||||
|
wire.index = nw.wire_index;
|
||||||
|
break;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
}
|
||||||
|
return wire;
|
||||||
|
}
|
||||||
|
};
|
||||||
|
|
||||||
NEXTPNR_NAMESPACE_END
|
NEXTPNR_NAMESPACE_END
|
||||||
|
@ -65,6 +65,9 @@ struct BelId
|
|||||||
// PIP index in tile
|
// PIP index in tile
|
||||||
int32_t index = -1;
|
int32_t index = -1;
|
||||||
|
|
||||||
|
BelId() = default;
|
||||||
|
inline BelId(int32_t tile, int32_t index) : tile(tile), index(index){};
|
||||||
|
|
||||||
bool operator==(const BelId &other) const { return tile == other.tile && index == other.index; }
|
bool operator==(const BelId &other) const { return tile == other.tile && index == other.index; }
|
||||||
bool operator!=(const BelId &other) const { return tile != other.tile || index != other.index; }
|
bool operator!=(const BelId &other) const { return tile != other.tile || index != other.index; }
|
||||||
bool operator<(const BelId &other) const
|
bool operator<(const BelId &other) const
|
||||||
@ -80,6 +83,9 @@ struct WireId
|
|||||||
// Tile wires: tile != -1; index = wire index in tile
|
// Tile wires: tile != -1; index = wire index in tile
|
||||||
int32_t index = -1;
|
int32_t index = -1;
|
||||||
|
|
||||||
|
WireId() = default;
|
||||||
|
inline WireId(int32_t tile, int32_t index) : tile(tile), index(index){};
|
||||||
|
|
||||||
bool operator==(const WireId &other) const { return tile == other.tile && index == other.index; }
|
bool operator==(const WireId &other) const { return tile == other.tile && index == other.index; }
|
||||||
bool operator!=(const WireId &other) const { return tile != other.tile || index != other.index; }
|
bool operator!=(const WireId &other) const { return tile != other.tile || index != other.index; }
|
||||||
bool operator<(const WireId &other) const
|
bool operator<(const WireId &other) const
|
||||||
@ -94,6 +100,9 @@ struct PipId
|
|||||||
// PIP index in tile
|
// PIP index in tile
|
||||||
int32_t index = -1;
|
int32_t index = -1;
|
||||||
|
|
||||||
|
PipId() = default;
|
||||||
|
inline PipId(int32_t tile, int32_t index) : tile(tile), index(index){};
|
||||||
|
|
||||||
bool operator==(const PipId &other) const { return tile == other.tile && index == other.index; }
|
bool operator==(const PipId &other) const { return tile == other.tile && index == other.index; }
|
||||||
bool operator!=(const PipId &other) const { return tile != other.tile || index != other.index; }
|
bool operator!=(const PipId &other) const { return tile != other.tile || index != other.index; }
|
||||||
bool operator<(const PipId &other) const
|
bool operator<(const PipId &other) const
|
||||||
@ -133,10 +142,12 @@ struct DecalId
|
|||||||
|
|
||||||
struct ArchNetInfo
|
struct ArchNetInfo
|
||||||
{
|
{
|
||||||
bool is_global = false;
|
bool is_global;
|
||||||
bool is_clock, is_reset = false, is_enable = false;
|
bool is_clock, is_reset;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
struct NetInfo;
|
||||||
|
|
||||||
struct ArchCellInfo
|
struct ArchCellInfo
|
||||||
{
|
{
|
||||||
union
|
union
|
||||||
|
1
nexus/bba_version.inc
Normal file
1
nexus/bba_version.inc
Normal file
@ -0,0 +1 @@
|
|||||||
|
1
|
Loading…
Reference in New Issue
Block a user