caiyu/nextpnr
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

interchange: run clang formatter

Browse Source 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
This commit is contained in:
Alessandro Comodi 2021-06-10 13:46:53 +02:00
parent d72c10cb6c
commit 64b45848d7
2 changed files with 18 additions and 22 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

30
fpga_interchange/arch_pack_clusters.cc
View File

@ -18,10 +18,10 @@
* *
*/ */
#include "arch.h"
#include "design_utils.h" #include "design_utils.h"
#include "log.h" #include "log.h"
#include "nextpnr.h" #include "nextpnr.h"
#include "arch.h"
#include "util.h" #include "util.h"
#include <boost/algorithm/string.hpp> #include <boost/algorithm/string.hpp>
@ -43,13 +43,16 @@ enum ExpansionDirection
CLUSTER_DOWNHILL_DIR = 1 CLUSTER_DOWNHILL_DIR = 1
}; };
struct ClusterWireNode { struct ClusterWireNode
{
WireId wire; WireId wire;
ClusterWireNodeState state; ClusterWireNodeState state;
int depth; int depth;
}; };
static void handle_expansion_node(const Context *ctx, WireId prev_wire, PipId pip, ClusterWireNode curr_node, std::vector<ClusterWireNode> &nodes_to_expand, pool<BelId> &bels, ExpansionDirection direction) static void handle_expansion_node(const Context *ctx, WireId prev_wire, PipId pip, ClusterWireNode curr_node,
std::vector<ClusterWireNode> &nodes_to_expand, pool<BelId> &bels,
ExpansionDirection direction)
{ {
WireId wire; WireId wire;
@ -134,8 +137,8 @@ static void handle_expansion_node(const Context *ctx, WireId prev_wire, PipId pi
return; return;
} }
static pool<BelId> find_cluster_bels(const Context *ctx, WireId wire, ExpansionDirection direction,
static pool<BelId> find_cluster_bels(const Context *ctx, WireId wire, ExpansionDirection direction, bool out_of_site_expansion = false) bool out_of_site_expansion = false)
{ {
std::vector<ClusterWireNode> nodes_to_expand; std::vector<ClusterWireNode> nodes_to_expand;
pool<BelId> bels; pool<BelId> bels;
@ -210,7 +213,8 @@ bool Arch::getClusterPlacement(ClusterId cluster, BelId root_bel,
IdString next_bel_pin(cluster_data.chainable_ports[0].bel_source); IdString next_bel_pin(cluster_data.chainable_ports[0].bel_source);
WireId next_bel_pin_wire = ctx->getBelPinWire(next_bel, next_bel_pin); WireId next_bel_pin_wire = ctx->getBelPinWire(next_bel, next_bel_pin);
next_bel = BelId(); next_bel = BelId();
for (BelId bel : find_cluster_bels(ctx, next_bel_pin_wire, CLUSTER_DOWNHILL_DIR, /*out_of_site_expansion=*/true)) { for (BelId bel :
find_cluster_bels(ctx, next_bel_pin_wire, CLUSTER_DOWNHILL_DIR, /*out_of_site_expansion=*/true)) {
if (ctx->isValidBelForCellType(cluster_node->type, bel)) { if (ctx->isValidBelForCellType(cluster_node->type, bel)) {
next_bel = bel; next_bel = bel;
break; break;
@ -329,10 +333,7 @@ Loc Arch::getClusterOffset(const CellInfo *cell) const
return offset; return offset;
} }
bool Arch::isClusterStrict(const CellInfo *cell) const bool Arch::isClusterStrict(const CellInfo *cell) const { return true; }
{
return true;
}
void dump_clusters(const ChipInfoPOD *chip_info, Context *ctx) void dump_clusters(const ChipInfoPOD *chip_info, Context *ctx)
{ {
@ -346,21 +347,18 @@ void dump_clusters(const ChipInfoPOD *chip_info, Context *ctx)
log_info(" - %s\n", IdString(cell).c_str(ctx)); log_info(" - %s\n", IdString(cell).c_str(ctx));
for (auto chain_ports : cluster.chainable_ports) for (auto chain_ports : cluster.chainable_ports)
log_info(" - chainable pair: source %s - sink %s\n", log_info(" - chainable pair: source %s - sink %s\n", IdString(chain_ports.cell_source).c_str(ctx),
IdString(chain_ports.cell_source).c_str(ctx),
IdString(chain_ports.cell_sink).c_str(ctx)); IdString(chain_ports.cell_sink).c_str(ctx));
if (cluster.cluster_cells_map.size() != 0) if (cluster.cluster_cells_map.size() != 0)
log_info(" - cell port maps:\n"); log_info(" - cell port maps:\n");
for (auto cluster_cell : cluster.cluster_cells_map) { for (auto cluster_cell : cluster.cluster_cells_map) {
log_info(" - cell: %s - port: %s\n", log_info(" - cell: %s - port: %s\n", IdString(cluster_cell.cell).c_str(ctx),
IdString(cluster_cell.cell).c_str(ctx),
IdString(cluster_cell.port).c_str(ctx)); IdString(cluster_cell.port).c_str(ctx));
} }
} }
} }
static bool check_cluster_cells_compatibility(CellInfo *old_cell, CellInfo *new_cell, pool<IdString> &exclude_nets) static bool check_cluster_cells_compatibility(CellInfo *old_cell, CellInfo *new_cell, pool<IdString> &exclude_nets)
{ {
NPNR_ASSERT(new_cell->type == old_cell->type); NPNR_ASSERT(new_cell->type == old_cell->type);
@ -381,7 +379,6 @@ static bool check_cluster_cells_compatibility(CellInfo *old_cell, CellInfo *new_
return true; return true;
} }
void Arch::prepare_cluster(const ClusterPOD *cluster, uint32_t index) void Arch::prepare_cluster(const ClusterPOD *cluster, uint32_t index)
{ {
Context *ctx = getCtx(); Context *ctx = getCtx();
@ -500,7 +497,6 @@ void Arch::prepare_cluster(const ClusterPOD *cluster, uint32_t index)
if (ctx->verbose) if (ctx->verbose)
log_info(" - adding user cell: %s\n", user_cell->name.c_str(ctx)); log_info(" - adding user cell: %s\n", user_cell->name.c_str(ctx));
} else if (port_info.type == PORT_IN) { } else if (port_info.type == PORT_IN) {
auto &driver = port_info.net->driver; auto &driver = port_info.net->driver;
auto &users = port_info.net->users; auto &users = port_info.net->users;