caiyu/nextpnr
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

machxo2: Stub valid BEL functions with comment. Place phase segfaults.

Browse Source
This commit is contained in:
William D. Jones 2020-12-07 02:15:29 -05:00 committed by gatecat
parent 5f748272fc
commit 8a94a3451f
1 changed files with 7 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
machxo2/arch.cc
View File

@ -382,12 +382,17 @@ TimingClockingInfo Arch::getPortClockingInfo(const CellInfo *cell, IdString port
bool Arch::isValidBelForCell(CellInfo *cell, BelId bel) const bool Arch::isValidBelForCell(CellInfo *cell, BelId bel) const
{ {
return false; // FIXME: Unlike ECP5, SLICEs in a given tile do not share a clock, so
// any SLICE Cell is valid for any BEL, even if some cells are already
// bound to BELs in the tile. However, this may need to be filled in once
// more than one LUT4 and DFF type is supported.
return true;
} }
bool Arch::isBelLocationValid(BelId bel) const bool Arch::isBelLocationValid(BelId bel) const
{ {
return false; // FIXME: Same deal as isValidBelForCell.
return true;
} }
#ifdef WITH_HEAP #ifdef WITH_HEAP