nexus: More DPHY clock ports that require general routing hop
Signed-off-by: gatecat <gatecat@ds0.me>
This commit is contained in:
parent
a01e2c9068
commit
977180524a
@ -510,6 +510,9 @@ X(U2END2)
|
||||
X(U3END3)
|
||||
X(UED0THEN)
|
||||
X(URXCKINE)
|
||||
X(UCENCK)
|
||||
X(U3TDE5CK)
|
||||
X(UTXCKE)
|
||||
|
||||
X(GENERAL)
|
||||
|
||||
|
@ -166,8 +166,8 @@ struct NexusGlobalRouter
|
||||
|
||||
bool is_relaxed_sink(const PortRef &sink) const
|
||||
{
|
||||
// This DPHY clock port can't be routed without going through some general routing
|
||||
if (sink.cell->type == id_DPHY_CORE && sink.port == id_URXCKINE)
|
||||
// These DPHY clock ports can't be routed without going through some general routing
|
||||
if (sink.cell->type == id_DPHY_CORE && sink.port.in(id_URXCKINE, id_UCENCK, id_UTXCKE, id_U3TDE5CK))
|
||||
return true;
|
||||
// Cases where global clocks are driving fabric
|
||||
if ((sink.cell->type == id_OXIDE_COMB && sink.port != id_WCK) ||
|
||||
|
Loading…
Reference in New Issue
Block a user