caiyu/nextpnr
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

nexus: More DPHY clock ports that require general routing hop

Browse Source 
Signed-off-by: gatecat <gatecat@ds0.me>
This commit is contained in:
gatecat 2023-08-23 11:00:49 +02:00 committed by myrtle
parent a01e2c9068
commit 977180524a
2 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
nexus/constids.inc
View File

@ -510,6 +510,9 @@ X(U2END2)
X(U3END3) X(U3END3)
X(UED0THEN) X(UED0THEN)
X(URXCKINE) X(URXCKINE)
X(UCENCK)
X(U3TDE5CK)
X(UTXCKE)
X(GENERAL) X(GENERAL)

4
nexus/global.cc
View File

@ -166,8 +166,8 @@ struct NexusGlobalRouter
bool is_relaxed_sink(const PortRef &sink) const bool is_relaxed_sink(const PortRef &sink) const
{ {
// This DPHY clock port can't be routed without going through some general routing // These DPHY clock ports can't be routed without going through some general routing
if (sink.cell->type == id_DPHY_CORE && sink.port == id_URXCKINE) if (sink.cell->type == id_DPHY_CORE && sink.port.in(id_URXCKINE, id_UCENCK, id_UTXCKE, id_U3TDE5CK))
return true; return true;
// Cases where global clocks are driving fabric // Cases where global clocks are driving fabric
if ((sink.cell->type == id_OXIDE_COMB && sink.port != id_WCK) || if ((sink.cell->type == id_OXIDE_COMB && sink.port != id_WCK) ||