caiyu/nextpnr
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

gowin: Add PLL support for GW1NR-4 chips

Browse Source 
Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
This commit is contained in:
YRabbit 2023-01-31 08:58:33 +10:00
parent 2829a7d70a
commit aac36ecf3f
2 changed files with 6 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
gowin/arch.cc
View File

@ -2123,11 +2123,15 @@ void Arch::bind_pll_to_bel(CellInfo *ci, PLL loc)
bel = id("R1C18_rPLL");
break;
}
if (family == "GW1N-4") {
bel = loc == PLL::left ? id("R1C10_rPLL") : id("R1C28_rPLL");
break;
}
if (family == "GW1NR-9C" || family == "GW1NR-9") {
bel = loc == PLL::left ? id("R10C1_rPLL") : id("R10C47_rPLL");
break;
}
break;
return;
default:
return;
}

2
gowin/pack.cc
View File

@ -1044,7 +1044,7 @@ static void pack_plls(Context *ctx)
switch (ci->type.hash()) {
case ID_rPLL: {
if (parm_device == "GW1N-1" || parm_device == "GW1NZ-1" || parm_device == "GW1NR-9C" ||
parm_device == "GW1NR-9") {
parm_device == "GW1NR-9" || parm_device == "GW1N-4") {
pll_disable_unused_ports(ctx, ci);
// A cell
std::unique_ptr<CellInfo> cell = create_generic_cell(ctx, id_rPLL, ci->name.str(ctx) + "$rpll");