caiyu/nextpnr
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

ecp5: Compute derived constraints iteratively

Browse Source 
Signed-off-by: David Shah <davey1576@gmail.com>
This commit is contained in:
David Shah 2019-02-22 12:25:34 +00:00
parent 0bc88e622c
commit ab50a6ef54
1 changed files with 79 additions and 52 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

131
ecp5/pack.cc
View File

@ -2154,6 +2154,12 @@ class Ecp5Packer
auto equals_epsilon = [](delay_t a, delay_t b) { return (std::abs(a - b) / std::max(double(b), 1.0)) < 1e-3; }; auto equals_epsilon = [](delay_t a, delay_t b) { return (std::abs(a - b) / std::max(double(b), 1.0)) < 1e-3; };
std::unordered_set<IdString> user_constrained, changed_nets;
for (auto &net : ctx->nets) {
if (net.second->clkconstr != nullptr)
user_constrained.insert(net.first);
changed_nets.insert(net.first);
}
auto get_period = [&](CellInfo *ci, IdString port, delay_t &period) { auto get_period = [&](CellInfo *ci, IdString port, delay_t &period) {
if (!ci->ports.count(port)) if (!ci->ports.count(port))
return false; return false;
@ -2170,8 +2176,10 @@ class Ecp5Packer
NetInfo *to = ci->ports.at(port).net; NetInfo *to = ci->ports.at(port).net;
if (to == nullptr) if (to == nullptr)
return; return;
if (to->clkconstr != nullptr && !equals_epsilon(to->clkconstr->period.min_delay, period)) { if (to->clkconstr != nullptr) {
log_warning(" Overriding derived constraint of %.1f on net %s with user-specified constraint of " if (!equals_epsilon(to->clkconstr->period.min_delay, period) && user_constrained.count(to->name))
log_warning(
" Overriding derived constraint of %.1f MHz on net %s with user-specified constraint of "
"%.1f MHz.\n", "%.1f MHz.\n",
MHz(to->clkconstr->period.min_delay), to->name.c_str(ctx), MHz(period)); MHz(to->clkconstr->period.min_delay), to->name.c_str(ctx), MHz(period));
return; return;
@ -2185,6 +2193,7 @@ class Ecp5Packer
to->clkconstr->period.max_delay = period; to->clkconstr->period.max_delay = period;
log_info(" Derived frequency constraint of %.1f MHz for net %s\n", MHz(to->clkconstr->period.min_delay), log_info(" Derived frequency constraint of %.1f MHz for net %s\n", MHz(to->clkconstr->period.min_delay),
to->name.c_str(ctx)); to->name.c_str(ctx));
changed_nets.insert(to->name);
}; };
auto copy_constraint = [&](CellInfo *ci, IdString fromPort, IdString toPort, double ratio = 1.0) { auto copy_constraint = [&](CellInfo *ci, IdString fromPort, IdString toPort, double ratio = 1.0) {
@ -2193,9 +2202,12 @@ class Ecp5Packer
NetInfo *from = ci->ports.at(fromPort).net, *to = ci->ports.at(toPort).net; NetInfo *from = ci->ports.at(fromPort).net, *to = ci->ports.at(toPort).net;
if (from == nullptr || from->clkconstr == nullptr || to == nullptr) if (from == nullptr || from->clkconstr == nullptr || to == nullptr)
return; return;
if (to->clkconstr != nullptr && if (to->clkconstr != nullptr) {
!equals_epsilon(to->clkconstr->period.min_delay, delay_t(from->clkconstr->period.min_delay / ratio))) { if (!equals_epsilon(to->clkconstr->period.min_delay,
log_warning(" Overriding derived constraint of %.1f MHz on net %s with user-specified constraint of " delay_t(from->clkconstr->period.min_delay / ratio)) &&
user_constrained.count(to->name))
log_warning(
" Overriding derived constraint of %.1f MHz on net %s with user-specified constraint of "
"%.1f MHz.\n", "%.1f MHz.\n",
MHz(to->clkconstr->period.min_delay), to->name.c_str(ctx), MHz(to->clkconstr->period.min_delay), to->name.c_str(ctx),
MHz(delay_t(from->clkconstr->period.min_delay / ratio))); MHz(delay_t(from->clkconstr->period.min_delay / ratio)));
@ -2207,56 +2219,71 @@ class Ecp5Packer
to->clkconstr->period = ctx->getDelayFromNS(ctx->getDelayNS(from->clkconstr->period.min_delay) / ratio); to->clkconstr->period = ctx->getDelayFromNS(ctx->getDelayNS(from->clkconstr->period.min_delay) / ratio);
log_info(" Derived frequency constraint of %.1f MHz for net %s\n", MHz(to->clkconstr->period.min_delay), log_info(" Derived frequency constraint of %.1f MHz for net %s\n", MHz(to->clkconstr->period.min_delay),
to->name.c_str(ctx)); to->name.c_str(ctx));
changed_nets.insert(to->name);
}; };
for (auto cell : sorted(ctx->cells)) { // Run in a loop while constraints are changing to deal with dependencies
CellInfo *ci = cell.second; // Iteration limit avoids hanging in crazy loopback situation (self-fed PLLs or dividers, etc)
if (ci->type == id_CLKDIVF) { int iter = 0;
std::string div = str_or_default(ci->params, ctx->id("DIV"), "2.0"); const int itermax = 5000;
double ratio; while (!changed_nets.empty() && iter < itermax) {
if (div == "2.0") ++iter;
ratio = 1 / 2.0; std::unordered_set<IdString> changed_cells;
else if (div == "3.5") for (auto net : changed_nets)
ratio = 1 / 3.5; for (auto &user : ctx->nets.at(net)->users)
else if (user.port == id_CLKI || user.port == id_ECLKI)
log_error("Unsupported divider ratio '%s' on CLKDIVF '%s'\n", div.c_str(), ci->name.c_str(ctx)); changed_cells.insert(user.cell->name);
copy_constraint(ci, id_CLKI, id_CDIVX, ratio); changed_nets.clear();
} else if (ci->type == id_ECLKSYNCB || ci->type == id_TRELLIS_ECLKBUF) { for (auto cell : sorted(changed_cells)) {
copy_constraint(ci, id_ECLKI, id_ECLKO, 1); CellInfo *ci = ctx->cells.at(cell).get();
} else if (ci->type == id_EHXPLLL) { if (ci->type == id_CLKDIVF) {
delay_t period_in; std::string div = str_or_default(ci->params, ctx->id("DIV"), "2.0");
if (!get_period(ci, id_CLKI, period_in)) double ratio;
continue; if (div == "2.0")
log_info(" Input frequency of PLL '%s' is constrained to %.1f MHz\n", ci->name.c_str(ctx), ratio = 1 / 2.0;
MHz(period_in)); else if (div == "3.5")
double period_in_div = period_in * int_or_default(ci->params, ctx->id("CLKI_DIV"), 1); ratio = 1 / 3.5;
std::string path = str_or_default(ci->params, ctx->id("FEEDBK_PATH"), "CLKOP"); else
int feedback_div = int_or_default(ci->params, ctx->id("CLKFB_DIV"), 1); log_error("Unsupported divider ratio '%s' on CLKDIVF '%s'\n", div.c_str(), ci->name.c_str(ctx));
if (path == "CLKOP" || path == "INT_OP") copy_constraint(ci, id_CLKI, id_CDIVX, ratio);
feedback_div *= int_or_default(ci->params, ctx->id("CLKOP_DIV"), 1); } else if (ci->type == id_ECLKSYNCB || ci->type == id_TRELLIS_ECLKBUF) {
else if (path == "CLKOS" || path == "INT_OS") copy_constraint(ci, id_ECLKI, id_ECLKO, 1);
feedback_div *= int_or_default(ci->params, ctx->id("CLKOS_DIV"), 1); } else if (ci->type == id_EHXPLLL) {
else if (path == "CLKOS2" || path == "INT_OS2") delay_t period_in;
feedback_div *= int_or_default(ci->params, ctx->id("CLKOS2_DIV"), 1); if (!get_period(ci, id_CLKI, period_in))
else if (path == "CLKOS3" || path == "INT_OS3") continue;
feedback_div *= int_or_default(ci->params, ctx->id("CLKOS3_DIV"), 1); log_info(" Input frequency of PLL '%s' is constrained to %.1f MHz\n", ci->name.c_str(ctx),
else { MHz(period_in));
log_info(" Unable to determine output frequencies for PLL '%s' with FEEDBK_PATH=%s\n", double period_in_div = period_in * int_or_default(ci->params, ctx->id("CLKI_DIV"), 1);
ci->name.c_str(ctx), path.c_str()); std::string path = str_or_default(ci->params, ctx->id("FEEDBK_PATH"), "CLKOP");
continue; int feedback_div = int_or_default(ci->params, ctx->id("CLKFB_DIV"), 1);
if (path == "CLKOP" || path == "INT_OP")
feedback_div *= int_or_default(ci->params, ctx->id("CLKOP_DIV"), 1);
else if (path == "CLKOS" || path == "INT_OS")
feedback_div *= int_or_default(ci->params, ctx->id("CLKOS_DIV"), 1);
else if (path == "CLKOS2" || path == "INT_OS2")
feedback_div *= int_or_default(ci->params, ctx->id("CLKOS2_DIV"), 1);
else if (path == "CLKOS3" || path == "INT_OS3")
feedback_div *= int_or_default(ci->params, ctx->id("CLKOS3_DIV"), 1);
else {
log_info(" Unable to determine output frequencies for PLL '%s' with FEEDBK_PATH=%s\n",
ci->name.c_str(ctx), path.c_str());
continue;
}
double vco_period = period_in_div / feedback_div;
double vco_freq = MHz(vco_period);
if (vco_freq < 400 || vco_freq > 800)
log_info(" Derived VCO frequency %.1f MHz of PLL '%s' is out of legal range [400MHz, "
"800MHz]\n",
vco_freq, ci->name.c_str(ctx));
set_period(ci, id_CLKOP, vco_period * int_or_default(ci->params, ctx->id("CLKOP_DIV"), 1));
set_period(ci, id_CLKOS, vco_period * int_or_default(ci->params, ctx->id("CLKOS_DIV"), 1));
set_period(ci, id_CLKOS2, vco_period * int_or_default(ci->params, ctx->id("CLKOS2_DIV"), 1));
set_period(ci, id_CLKOS3, vco_period * int_or_default(ci->params, ctx->id("CLKOS3_DIV"), 1));
} else if (ci->type == id_OSCG) {
int div = int_or_default(ci->params, ctx->id("DIV"), 128);
set_period(ci, id_OSC, delay_t((1.0e6 / (2.0 * 155)) * div));
} }
double vco_period = period_in_div / feedback_div;
double vco_freq = MHz(vco_period);
if (vco_freq < 400 || vco_freq > 800)
log_info(" Derived VCO frequency %.1f MHz of PLL '%s' is out of legal range [400MHz, 800MHz]\n",
vco_freq, ci->name.c_str(ctx));
set_period(ci, id_CLKOP, vco_period * int_or_default(ci->params, ctx->id("CLKOP_DIV"), 1));
set_period(ci, id_CLKOS, vco_period * int_or_default(ci->params, ctx->id("CLKOS_DIV"), 1));
set_period(ci, id_CLKOS2, vco_period * int_or_default(ci->params, ctx->id("CLKOS2_DIV"), 1));
set_period(ci, id_CLKOS3, vco_period * int_or_default(ci->params, ctx->id("CLKOS3_DIV"), 1));
} else if (ci->type == id_OSCG) {
int div = int_or_default(ci->params, ctx->id("DIV"), 128);
set_period(ci, id_OSC, delay_t((1.0e6 / (2.0 * 155)) * div));
} }
} }
} }