ecp5: Groundwork for DCU support
Signed-off-by: David Shah <dave@ds0.me>
This commit is contained in:
David Shah
parent
9472b6d78f
commit
cc9fb1497d
@ -414,20 +414,17 @@ void fix_tile_names(Context *ctx, ChipConfig &cc)
|
||||
std::map<std::string, std::string> tiletype_xform;
|
||||
for (const auto &tile : cc.tiles) {
|
||||
std::string newname = tile.first;
|
||||
auto vcib = tile.first.find("VCIB");
|
||||
if (vcib != std::string::npos) {
|
||||
// Remove the V
|
||||
newname.erase(vcib, 1);
|
||||
auto cibdcu = tile.first.find("CIB_DCU");
|
||||
if (cibdcu != std::string::npos) {
|
||||
// Add the V
|
||||
newname.insert(cibdcu, 1, 'V');
|
||||
tiletype_xform[tile.first] = newname;
|
||||
} else if (tile.first.substr(tile.first.size() - 7) == "BMID_0H") {
|
||||
newname.back() = 'V';
|
||||
tiletype_xform[tile.first] = newname;
|
||||
} else if (tile.first.substr(tile.first.size() - 6) == "BMID_2") {
|
||||
newname.push_back('V');
|
||||
tiletype_xform[tile.first] = newname;
|
||||
} else if (tile.first.back() == 'V') {
|
||||
// BMID_0V or BMID_2V
|
||||
if (tile.first.at(tile.first.size() - 2) == '0') {
|
||||
newname.at(tile.first.size() - 1) = 'H';
|
||||
tiletype_xform[tile.first] = newname;
|
||||
} else if (tile.first.at(tile.first.size() - 2) == '2') {
|
||||
newname.pop_back();
|
||||
tiletype_xform[tile.first] = newname;
|
||||
}
|
||||
}
|
||||
}
|
||||
// Apply the name changes
|
||||
|
||||
@ -810,3 +810,303 @@ X(LOCK)
|
||||
X(INTLOCK)
|
||||
X(REFCLK)
|
||||
X(CLKINTFB)
|
||||
|
||||
|
||||
X(EXTREFB)
|
||||
X(REFCLKP)
|
||||
X(REFCLKN)
|
||||
X(REFCLKO)
|
||||
|
||||
X(DCUA)
|
||||
X(CH0_HDINP)
|
||||
X(CH1_HDINP)
|
||||
X(CH0_HDINN)
|
||||
X(CH1_HDINN)
|
||||
X(D_TXBIT_CLKP_FROM_ND)
|
||||
X(D_TXBIT_CLKN_FROM_ND)
|
||||
X(D_SYNC_ND)
|
||||
X(D_TXPLL_LOL_FROM_ND)
|
||||
X(CH0_RX_REFCLK)
|
||||
X(CH1_RX_REFCLK)
|
||||
X(CH0_FF_RXI_CLK)
|
||||
X(CH1_FF_RXI_CLK)
|
||||
X(CH0_FF_TXI_CLK)
|
||||
X(CH1_FF_TXI_CLK)
|
||||
X(CH0_FF_EBRD_CLK)
|
||||
X(CH1_FF_EBRD_CLK)
|
||||
X(CH0_FF_TX_D_0)
|
||||
X(CH1_FF_TX_D_0)
|
||||
X(CH0_FF_TX_D_1)
|
||||
X(CH1_FF_TX_D_1)
|
||||
X(CH0_FF_TX_D_2)
|
||||
X(CH1_FF_TX_D_2)
|
||||
X(CH0_FF_TX_D_3)
|
||||
X(CH1_FF_TX_D_3)
|
||||
X(CH0_FF_TX_D_4)
|
||||
X(CH1_FF_TX_D_4)
|
||||
X(CH0_FF_TX_D_5)
|
||||
X(CH1_FF_TX_D_5)
|
||||
X(CH0_FF_TX_D_6)
|
||||
X(CH1_FF_TX_D_6)
|
||||
X(CH0_FF_TX_D_7)
|
||||
X(CH1_FF_TX_D_7)
|
||||
X(CH0_FF_TX_D_8)
|
||||
X(CH1_FF_TX_D_8)
|
||||
X(CH0_FF_TX_D_9)
|
||||
X(CH1_FF_TX_D_9)
|
||||
X(CH0_FF_TX_D_10)
|
||||
X(CH1_FF_TX_D_10)
|
||||
X(CH0_FF_TX_D_11)
|
||||
X(CH1_FF_TX_D_11)
|
||||
X(CH0_FF_TX_D_12)
|
||||
X(CH1_FF_TX_D_12)
|
||||
X(CH0_FF_TX_D_13)
|
||||
X(CH1_FF_TX_D_13)
|
||||
X(CH0_FF_TX_D_14)
|
||||
X(CH1_FF_TX_D_14)
|
||||
X(CH0_FF_TX_D_15)
|
||||
X(CH1_FF_TX_D_15)
|
||||
X(CH0_FF_TX_D_16)
|
||||
X(CH1_FF_TX_D_16)
|
||||
X(CH0_FF_TX_D_17)
|
||||
X(CH1_FF_TX_D_17)
|
||||
X(CH0_FF_TX_D_18)
|
||||
X(CH1_FF_TX_D_18)
|
||||
X(CH0_FF_TX_D_19)
|
||||
X(CH1_FF_TX_D_19)
|
||||
X(CH0_FF_TX_D_20)
|
||||
X(CH1_FF_TX_D_20)
|
||||
X(CH0_FF_TX_D_21)
|
||||
X(CH1_FF_TX_D_21)
|
||||
X(CH0_FF_TX_D_22)
|
||||
X(CH1_FF_TX_D_22)
|
||||
X(CH0_FF_TX_D_23)
|
||||
X(CH1_FF_TX_D_23)
|
||||
X(CH0_FFC_EI_EN)
|
||||
X(CH1_FFC_EI_EN)
|
||||
X(CH0_FFC_PCIE_DET_EN)
|
||||
X(CH1_FFC_PCIE_DET_EN)
|
||||
X(CH0_FFC_PCIE_CT)
|
||||
X(CH1_FFC_PCIE_CT)
|
||||
X(CH0_FFC_SB_INV_RX)
|
||||
X(CH1_FFC_SB_INV_RX)
|
||||
X(CH0_FFC_ENABLE_CGALIGN)
|
||||
X(CH1_FFC_ENABLE_CGALIGN)
|
||||
X(CH0_FFC_SIGNAL_DETECT)
|
||||
X(CH1_FFC_SIGNAL_DETECT)
|
||||
X(CH0_FFC_FB_LOOPBACK)
|
||||
X(CH1_FFC_FB_LOOPBACK)
|
||||
X(CH0_FFC_SB_PFIFO_LP)
|
||||
X(CH1_FFC_SB_PFIFO_LP)
|
||||
X(CH0_FFC_PFIFO_CLR)
|
||||
X(CH1_FFC_PFIFO_CLR)
|
||||
X(CH0_FFC_RATE_MODE_RX)
|
||||
X(CH1_FFC_RATE_MODE_RX)
|
||||
X(CH0_FFC_RATE_MODE_TX)
|
||||
X(CH1_FFC_RATE_MODE_TX)
|
||||
X(CH0_FFC_DIV11_MODE_RX)
|
||||
X(CH1_FFC_DIV11_MODE_RX)
|
||||
X(CH0_FFC_RX_GEAR_MODE)
|
||||
X(CH1_FFC_RX_GEAR_MODE)
|
||||
X(CH0_FFC_TX_GEAR_MODE)
|
||||
X(CH1_FFC_TX_GEAR_MODE)
|
||||
X(CH0_FFC_DIV11_MODE_TX)
|
||||
X(CH1_FFC_DIV11_MODE_TX)
|
||||
X(CH0_FFC_LDR_CORE2TX_EN)
|
||||
X(CH1_FFC_LDR_CORE2TX_EN)
|
||||
X(CH0_FFC_LANE_TX_RST)
|
||||
X(CH1_FFC_LANE_TX_RST)
|
||||
X(CH0_FFC_LANE_RX_RST)
|
||||
X(CH1_FFC_LANE_RX_RST)
|
||||
X(CH0_FFC_RRST)
|
||||
X(CH1_FFC_RRST)
|
||||
X(CH0_FFC_TXPWDNB)
|
||||
X(CH1_FFC_TXPWDNB)
|
||||
X(CH0_FFC_RXPWDNB)
|
||||
X(CH1_FFC_RXPWDNB)
|
||||
X(CH0_LDR_CORE2TX)
|
||||
X(CH1_LDR_CORE2TX)
|
||||
X(D_SCIWDATA0)
|
||||
X(D_SCIWDATA1)
|
||||
X(D_SCIWDATA2)
|
||||
X(D_SCIWDATA3)
|
||||
X(D_SCIWDATA4)
|
||||
X(D_SCIWDATA5)
|
||||
X(D_SCIWDATA6)
|
||||
X(D_SCIWDATA7)
|
||||
X(D_SCIADDR0)
|
||||
X(D_SCIADDR1)
|
||||
X(D_SCIADDR2)
|
||||
X(D_SCIADDR3)
|
||||
X(D_SCIADDR4)
|
||||
X(D_SCIADDR5)
|
||||
X(D_SCIENAUX)
|
||||
X(D_SCISELAUX)
|
||||
X(CH0_SCIEN)
|
||||
X(CH1_SCIEN)
|
||||
X(CH0_SCISEL)
|
||||
X(CH1_SCISEL)
|
||||
X(D_SCIRD)
|
||||
X(D_SCIWSTN)
|
||||
X(D_CYAWSTN)
|
||||
X(D_FFC_SYNC_TOGGLE)
|
||||
X(D_FFC_DUAL_RST)
|
||||
X(D_FFC_MACRO_RST)
|
||||
X(D_FFC_MACROPDB)
|
||||
X(D_FFC_TRST)
|
||||
X(CH0_FFC_CDR_EN_BITSLIP)
|
||||
X(CH1_FFC_CDR_EN_BITSLIP)
|
||||
X(D_SCAN_ENABLE)
|
||||
X(D_SCAN_IN_0)
|
||||
X(D_SCAN_IN_1)
|
||||
X(D_SCAN_IN_2)
|
||||
X(D_SCAN_IN_3)
|
||||
X(D_SCAN_IN_4)
|
||||
X(D_SCAN_IN_5)
|
||||
X(D_SCAN_IN_6)
|
||||
X(D_SCAN_IN_7)
|
||||
X(D_SCAN_MODE)
|
||||
X(D_SCAN_RESET)
|
||||
X(D_CIN0)
|
||||
X(D_CIN1)
|
||||
X(D_CIN2)
|
||||
X(D_CIN3)
|
||||
X(D_CIN4)
|
||||
X(D_CIN5)
|
||||
X(D_CIN6)
|
||||
X(D_CIN7)
|
||||
X(D_CIN8)
|
||||
X(D_CIN9)
|
||||
X(D_CIN10)
|
||||
X(D_CIN11)
|
||||
X(CH0_HDOUTP)
|
||||
X(CH1_HDOUTP)
|
||||
X(CH0_HDOUTN)
|
||||
X(CH1_HDOUTN)
|
||||
X(D_TXBIT_CLKP_TO_ND)
|
||||
X(D_TXBIT_CLKN_TO_ND)
|
||||
X(D_SYNC_PULSE2ND)
|
||||
X(D_TXPLL_LOL_TO_ND)
|
||||
X(CH0_FF_RX_F_CLK)
|
||||
X(CH1_FF_RX_F_CLK)
|
||||
X(CH0_FF_RX_H_CLK)
|
||||
X(CH1_FF_RX_H_CLK)
|
||||
X(CH0_FF_TX_F_CLK)
|
||||
X(CH1_FF_TX_F_CLK)
|
||||
X(CH0_FF_TX_H_CLK)
|
||||
X(CH1_FF_TX_H_CLK)
|
||||
X(CH0_FF_RX_PCLK)
|
||||
X(CH1_FF_RX_PCLK)
|
||||
X(CH0_FF_TX_PCLK)
|
||||
X(CH1_FF_TX_PCLK)
|
||||
X(CH0_FF_RX_D_0)
|
||||
X(CH1_FF_RX_D_0)
|
||||
X(CH0_FF_RX_D_1)
|
||||
X(CH1_FF_RX_D_1)
|
||||
X(CH0_FF_RX_D_2)
|
||||
X(CH1_FF_RX_D_2)
|
||||
X(CH0_FF_RX_D_3)
|
||||
X(CH1_FF_RX_D_3)
|
||||
X(CH0_FF_RX_D_4)
|
||||
X(CH1_FF_RX_D_4)
|
||||
X(CH0_FF_RX_D_5)
|
||||
X(CH1_FF_RX_D_5)
|
||||
X(CH0_FF_RX_D_6)
|
||||
X(CH1_FF_RX_D_6)
|
||||
X(CH0_FF_RX_D_7)
|
||||
X(CH1_FF_RX_D_7)
|
||||
X(CH0_FF_RX_D_8)
|
||||
X(CH1_FF_RX_D_8)
|
||||
X(CH0_FF_RX_D_9)
|
||||
X(CH1_FF_RX_D_9)
|
||||
X(CH0_FF_RX_D_10)
|
||||
X(CH1_FF_RX_D_10)
|
||||
X(CH0_FF_RX_D_11)
|
||||
X(CH1_FF_RX_D_11)
|
||||
X(CH0_FF_RX_D_12)
|
||||
X(CH1_FF_RX_D_12)
|
||||
X(CH0_FF_RX_D_13)
|
||||
X(CH1_FF_RX_D_13)
|
||||
X(CH0_FF_RX_D_14)
|
||||
X(CH1_FF_RX_D_14)
|
||||
X(CH0_FF_RX_D_15)
|
||||
X(CH1_FF_RX_D_15)
|
||||
X(CH0_FF_RX_D_16)
|
||||
X(CH1_FF_RX_D_16)
|
||||
X(CH0_FF_RX_D_17)
|
||||
X(CH1_FF_RX_D_17)
|
||||
X(CH0_FF_RX_D_18)
|
||||
X(CH1_FF_RX_D_18)
|
||||
X(CH0_FF_RX_D_19)
|
||||
X(CH1_FF_RX_D_19)
|
||||
X(CH0_FF_RX_D_20)
|
||||
X(CH1_FF_RX_D_20)
|
||||
X(CH0_FF_RX_D_21)
|
||||
X(CH1_FF_RX_D_21)
|
||||
X(CH0_FF_RX_D_22)
|
||||
X(CH1_FF_RX_D_22)
|
||||
X(CH0_FF_RX_D_23)
|
||||
X(CH1_FF_RX_D_23)
|
||||
X(CH0_FFS_PCIE_DONE)
|
||||
X(CH1_FFS_PCIE_DONE)
|
||||
X(CH0_FFS_PCIE_CON)
|
||||
X(CH1_FFS_PCIE_CON)
|
||||
X(CH0_FFS_RLOS)
|
||||
X(CH1_FFS_RLOS)
|
||||
X(CH0_FFS_LS_SYNC_STATUS)
|
||||
X(CH1_FFS_LS_SYNC_STATUS)
|
||||
X(CH0_FFS_CC_UNDERRUN)
|
||||
X(CH1_FFS_CC_UNDERRUN)
|
||||
X(CH0_FFS_CC_OVERRUN)
|
||||
X(CH1_FFS_CC_OVERRUN)
|
||||
X(CH0_FFS_RXFBFIFO_ERROR)
|
||||
X(CH1_FFS_RXFBFIFO_ERROR)
|
||||
X(CH0_FFS_TXFBFIFO_ERROR)
|
||||
X(CH1_FFS_TXFBFIFO_ERROR)
|
||||
X(CH0_FFS_RLOL)
|
||||
X(CH1_FFS_RLOL)
|
||||
X(CH0_FFS_SKP_ADDED)
|
||||
X(CH1_FFS_SKP_ADDED)
|
||||
X(CH0_FFS_SKP_DELETED)
|
||||
X(CH1_FFS_SKP_DELETED)
|
||||
X(CH0_LDR_RX2CORE)
|
||||
X(CH1_LDR_RX2CORE)
|
||||
X(D_SCIRDATA0)
|
||||
X(D_SCIRDATA1)
|
||||
X(D_SCIRDATA2)
|
||||
X(D_SCIRDATA3)
|
||||
X(D_SCIRDATA4)
|
||||
X(D_SCIRDATA5)
|
||||
X(D_SCIRDATA6)
|
||||
X(D_SCIRDATA7)
|
||||
X(D_SCIINT)
|
||||
X(D_SCAN_OUT_0)
|
||||
X(D_SCAN_OUT_1)
|
||||
X(D_SCAN_OUT_2)
|
||||
X(D_SCAN_OUT_3)
|
||||
X(D_SCAN_OUT_4)
|
||||
X(D_SCAN_OUT_5)
|
||||
X(D_SCAN_OUT_6)
|
||||
X(D_SCAN_OUT_7)
|
||||
X(D_COUT0)
|
||||
X(D_COUT1)
|
||||
X(D_COUT2)
|
||||
X(D_COUT3)
|
||||
X(D_COUT4)
|
||||
X(D_COUT5)
|
||||
X(D_COUT6)
|
||||
X(D_COUT7)
|
||||
X(D_COUT8)
|
||||
X(D_COUT9)
|
||||
X(D_COUT10)
|
||||
X(D_COUT11)
|
||||
X(D_COUT12)
|
||||
X(D_COUT13)
|
||||
X(D_COUT14)
|
||||
X(D_COUT15)
|
||||
X(D_COUT16)
|
||||
X(D_COUT17)
|
||||
X(D_COUT18)
|
||||
X(D_COUT19)
|
||||
X(D_REFCLKI)
|
||||
X(D_FFS_PLOL)
|
||||
|
||||
@ -200,9 +200,14 @@ def write_database(dev_name, chip, ddrg, endianness):
|
||||
write_loc(arc.sinkWire.rel, "dst")
|
||||
bba.u32(arc.srcWire.id, "src_idx")
|
||||
bba.u32(arc.sinkWire.id, "dst_idx")
|
||||
bba.u32(get_pip_delay(get_wire_name(idx, arc.srcWire.rel, arc.srcWire.id), get_wire_name(idx, arc.sinkWire.rel, arc.sinkWire.id)), "delay") # TODO:delay
|
||||
src_name = get_wire_name(idx, arc.srcWire.rel, arc.srcWire.id)
|
||||
snk_name = get_wire_name(idx, arc.sinkWire.rel, arc.sinkWire.id)
|
||||
bba.u32(get_pip_delay(src_name, snk_name), "delay") # TODO:delay
|
||||
bba.u16(get_tiletype_index(ddrg.to_str(arc.tiletype)), "tile_type")
|
||||
bba.u8(int(arc.cls), "pip_type")
|
||||
cls = arc.cls
|
||||
if cls == 1 and "PCS" in snk_name or "DCU" in snk_name or "DCU" in src_name:
|
||||
cls = 2
|
||||
bba.u8(cls, "pip_type")
|
||||
bba.u8(0, "padding")
|
||||
if len(loctype.wires) > 0:
|
||||
for wire_idx in range(len(loctype.wires)):
|
||||
@ -340,7 +345,7 @@ def write_database(dev_name, chip, ddrg, endianness):
|
||||
bba.pop()
|
||||
return bba
|
||||
|
||||
dev_names = {"25k": "LFE5U-25F", "45k": "LFE5U-45F", "85k": "LFE5U-85F"}
|
||||
dev_names = {"25k": "LFE5UM5G-25F", "45k": "LFE5UM5G-45F", "85k": "LFE5UM5G-85F"}
|
||||
|
||||
def main():
|
||||
global max_row, max_col
|
||||
|
||||
Loading…
Reference in New Issue
Block a user