caiyu/nextpnr
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
2,519 Commits 22 Branches 7 Tags 17 MiB
34cc1bd41f
Commit Graph

2519 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
David Shah
6a7d1fe53d
Merge pull request #355 from YosysHQ/ecp5-promote-lsr 
ecp5: Add support for promotion of LSRs to global network
 2019-11-20 13:48:57 +00:00
David Shah
67e216f8fb ecp5: Add support for promotion of LSRs to global network 
Signed-off-by: David Shah <dave@ds0.me>
 2019-11-19 14:08:35 +00:00
David Shah
c3d4117a21 ecp5: Fix handling of custom DEL_VALUE 
Signed-off-by: David Shah <dave@ds0.me>
 2019-11-18 22:03:11 +00:00
David Shah
f28186bb1b timing: Fix critical path walking for ECP5 
Signed-off-by: David Shah <dave@ds0.me>
 2019-11-18 21:34:32 +00:00
David Shah
36c0ff2dbc ecp5: Fix dynamic DELAYF control 
Signed-off-by: David Shah <dave@ds0.me>
 2019-11-18 20:58:08 +00:00
David Shah
9a848d9d76 ecp5: Add logic utilisation before packing statistics 
Signed-off-by: David Shah <dave@ds0.me>
 2019-11-18 16:54:42 +00:00
David Shah
0a8e9b0fbd clangformat 
Signed-off-by: David Shah <dave@ds0.me>
 2019-11-18 15:07:55 +00:00
David Shah
d08e2ade88
Merge pull request #345 from YosysHQ/dave/sdf 
Improve handling of top level IO and add SDF support
 2019-11-18 14:28:40 +00:00
David Shah
e270fcd1db
Merge pull request #352 from pepijndevos/slicebug 
leftover Q from before slice api change
 2019-11-18 09:50:36 +00:00
Pepijn de Vos
ea05c48032 leftover Q from before slice api change 2019-11-18 10:48:19 +01:00
Miodrag Milanovic
da8b5758cd Handle H00 and V00 2019-11-11 13:30:11 +01:00
Miodrag Milanovic
2827731210 More pips and fix for V01 2019-11-11 12:49:26 +01:00
David Shah
2898d8182d Fix typo 
Signed-off-by: David Shah <dave@ds0.me>
 2019-11-11 09:44:11 +00:00
David Shah
0cbc25f74a python: Add interactive.py for a REPL during PnR 
Signed-off-by: David Shah <dave@ds0.me>
 2019-11-11 09:42:22 +00:00
Miodrag Milanovic
522bbbc1f2 cleanup 2019-11-11 09:32:28 +01:00
Miodrag Milanovic
6e349db55b proper h06 and v06 2019-11-11 08:58:46 +01:00
Miodrag Milanovic
afea345cc7 More pips added 2019-11-10 17:02:18 +01:00
Miodrag Milanovic
74f2c4a73b more pips, and valid mapping 2019-11-10 15:24:06 +01:00
Miodrag Milanovic
43c7b4fa21 Fixed V2, some more pips 2019-11-10 11:10:13 +01:00
Miodrag Milanovic
9a9265f4d2 more pips 2019-11-10 10:08:02 +01:00
Miodrag Milanovic
f6d74cb7a9 Draw some pips, fixed H6 and V6 2019-11-09 13:12:20 +01:00
David Shah
6a335411da
Merge pull request #350 from pepijndevos/newslice 
Dedicated output for LUT in GENERIC_SLICE
 2019-11-08 16:28:39 +00:00
Pepijn de Vos
a4848f6902 more formatting 2019-11-08 17:18:50 +01:00
Pepijn de Vos
5dd1e5e51e return FF_USED, formatting, correct INIT 2019-11-08 17:15:12 +01:00
Pepijn de Vos
7c362f292c dedicated output for LUT in GENERIC_SLICE 2019-11-08 15:54:27 +01:00
David Shah
caf7abdb8d cmake: Add boost system library 
Signed-off-by: David Shah <dave@ds0.me>
 2019-11-06 13:51:05 +00:00
David Shah
21c09c8b8f ecp5: Copy timing constraints across ECLKBRIDGECS 
Signed-off-by: David Shah <dave@ds0.me>
 2019-11-01 16:27:51 +00:00
David Shah
58b7cb920f ecp5: Fix placement of ECLKBRIDGECS 
Signed-off-by: David Shah <dave@ds0.me>
 2019-11-01 16:07:51 +00:00
David Shah
5cf0ed5ede ecp5: Allow setting drive strength for 3V3 IOs 
Signed-off-by: David Shah <dave@ds0.me>
 2019-10-26 22:21:18 +01:00
David Shah
bac8335222 ecp5: Add constids for new timing cell types 
Signed-off-by: David Shah <dave@ds0.me>
 2019-10-26 20:50:50 +01:00
David Shah
475fcd4425 ecp5: Add an error for out-of-sync constids and bba 
Signed-off-by: David Shah <dave@ds0.me>
 2019-10-26 20:38:28 +01:00
David Shah
371d33146f Merge branch 'master' of ssh.github.com:YosysHQ/nextpnr 2019-10-25 09:37:20 +01:00
David Shah
36c07a0f45 ecp5: Fix routing to shared DSP control inputs 
Signed-off-by: David Shah <dave@ds0.me>
 2019-10-25 09:37:13 +01:00
Miodrag Milanovic
49760a9ea8 Show V02/V06/H02/H06 2019-10-25 09:28:08 +02:00
David Shah
ae1e7837bb
Merge pull request #346 from xobs/fix-ice40-pregenerated-bba 
ice40: cmake: fix build with pregenerated bba path
 2019-10-25 07:55:35 +01:00
David Shah
f2b9cc6d23 sdf: Working on support for CVC 
Signed-off-by: David Shah <dave@ds0.me>
 2019-10-24 12:37:07 +01:00
David Shah
8343488bdf sdf: Improve SDF output 
Signed-off-by: David Shah <dave@ds0.me>
 2019-10-24 10:43:18 +01:00
Sean Cross
5b99382002 ice40: cmake: fix build with pregenerated bba path 
When building using non-pregenerated bba files, the rule to create bbasm
files gets called twice: once unconditionally, and once as part of the
conditional that determines we're not using a pregenerated bba path.

If we _are_ using a pregenerated bba path, then this rule gets called
anyway, resulting in a build error.

Remove the duplicate, unconditional creation of the bba file generation,
to fix the build when using pregenerated files, and to speed up the
build when not using pregenerated files.

Signed-off-by: Sean Cross <sean@xobs.io>
 2019-10-24 13:39:00 +08:00
Miodrag Milanovic
d1feb2aa2d display horizontal wires, add some globals to list 2019-10-23 18:17:08 +02:00
David Shah
b582ba810c ecp5: Make database build depend on constids.inc 
Signed-off-by: David Shah <dave@ds0.me>
 2019-10-20 10:29:07 +01:00
Miodrag Milanovic
0d2ae5cc9d Split graphics calls for wires into gfx.cc 2019-10-20 11:12:26 +02:00
Miodrag Milanovic
847910d986 type needs to be part of hash for GroupId 2019-10-20 10:03:37 +02:00
Miodrag Milanovic
e9ae0cf7ce muxes only together with slices 2019-10-20 09:41:48 +02:00
Miodrag Milanovic
eaf760768b Remove not used line 2019-10-20 09:41:48 +02:00
Miodrag Milanovic
e69bb4c077 Simplify layout of elements 2019-10-20 09:41:48 +02:00
Miodrag Milanovic
3b01d2fbce fix slice wire 2019-10-20 09:41:48 +02:00
Miodrag Milanovic
399a137a77 bound signals 2019-10-20 09:41:48 +02:00
Miodrag Milanovic
8c79044d43 more wires between switchboxes 2019-10-20 09:41:48 +02:00
Miodrag Milanovic
4cbdc388b8 Add more types of wires 2019-10-20 09:41:48 +02:00
Miodrag Milanovic
28d0313ccc Less types needed 2019-10-20 09:41:48 +02:00