Miodrag Milanovic
|
a11cc8791b
|
set wire active flag
|
2019-10-20 09:41:48 +02:00 |
|
Miodrag Milanovic
|
f7a6d4dc06
|
Start adding visible wires
|
2019-10-20 09:41:48 +02:00 |
|
Miodrag Milanovic
|
eafc0e4e9e
|
Added type to wire
|
2019-10-20 09:41:48 +02:00 |
|
Miodrag Milanovic
|
bfbb6dbf69
|
Draw swbox, smaller slices, proper io
|
2019-10-20 09:41:30 +02:00 |
|
David Shah
|
9f9920f92b
|
ecp5: Add full part name to bitstream header
Signed-off-by: David Shah <dave@ds0.me>
|
2019-08-27 14:36:20 +01:00 |
|
David Shah
|
78f86ce67a
|
ecp5: Add GSR/SGSR support
Signed-off-by: David Shah <dave@ds0.me>
|
2019-08-27 13:14:41 +01:00 |
|
David Shah
|
df8688c227
|
ecp5: Delay tweaking for lower speed grades
Signed-off-by: David Shah <dave@ds0.me>
|
2019-06-21 10:55:23 +01:00 |
|
David Shah
|
02ae21d8fc
|
Add --placer option and refactor placer selection
Signed-off-by: David Shah <dave@ds0.me>
|
2019-03-24 11:10:20 +00:00 |
|
David Shah
|
23f2fff1c8
|
clangformat
Signed-off-by: David Shah <dave@ds0.me>
|
2019-03-22 10:39:05 +00:00 |
|
David Shah
|
fcc3bb1495
|
ecp5: Speedup cell delay lookups
Signed-off-by: David Shah <dave@ds0.me>
|
2019-03-22 10:31:54 +00:00 |
|
David Shah
|
a2d906a3fd
|
ecp5: Increase ripup penalty
Signed-off-by: David Shah <dave@ds0.me>
|
2019-02-25 18:08:26 +00:00 |
|
David Shah
|
a0fa164399
|
ecp5: Add criticality-based LUT permutation
Signed-off-by: David Shah <dave@ds0.me>
|
2019-02-25 11:49:25 +00:00 |
|
David Shah
|
f363dd2d3c
|
ecp5: Delay tuning
Signed-off-by: David Shah <dave@ds0.me>
|
2019-02-25 11:49:25 +00:00 |
|
David Shah
|
55b0b60d9d
|
ecp5: Router performance improvements
Signed-off-by: David Shah <dave@ds0.me>
|
2019-02-25 11:49:25 +00:00 |
|
David Shah
|
63e1f02c65
|
ecp5: Helper functions for DQS and ECLK
Signed-off-by: David Shah <dave@ds0.me>
|
2019-02-24 10:28:25 +01:00 |
|
David Shah
|
5cfc7674c1
|
ecp5: Add DQS groupings to database
Signed-off-by: David Shah <dave@ds0.me>
|
2019-02-24 10:28:25 +01:00 |
|
Miodrag Milanovic
|
73f200fe74
|
Load chipdb from filesystem as option
|
2019-02-09 13:34:57 +01:00 |
|
David Shah
|
e929d221f3
|
ecp5: Adding DTR, OSCG, CLKDIVF, USRMCLK, JTAGG
Signed-off-by: David Shah <dave@ds0.me>
|
2019-02-08 12:34:22 +00:00 |
|
David Shah
|
1ae722272a
|
ecp5: clangformat timing changes
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-16 13:27:03 +00:00 |
|
David Shah
|
13244e513b
|
ecp5: Fix db import, improve timing data debugging
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-16 13:26:28 +00:00 |
|
David Shah
|
2024346f4d
|
ecp5: Consider fanout when calculating pip delays
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-16 13:26:28 +00:00 |
|
David Shah
|
3ecd440748
|
ecp5: Use new timing data
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-16 13:26:28 +00:00 |
|
David Shah
|
18813f2056
|
ecp5: Adding real timing data to database
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-16 13:26:28 +00:00 |
|
Eddie Hung
|
2d39cde17b
|
Merge remote-tracking branch 'origin/master' into timingapi
|
2018-11-13 12:12:11 -08:00 |
|
David Shah
|
8af86ff37d
|
ecp5: Update arch to new timing API
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-12 14:03:58 +00:00 |
|
Clifford Wolf
|
6002a0a80a
|
clangformat
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2018-11-11 19:48:15 +01:00 |
|
Clifford Wolf
|
f93129634b
|
Add getConflictingWireWire() arch API, streamline getConflictingXY semantic
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2018-11-11 17:28:41 +01:00 |
|
Clifford Wolf
|
d2bdb670c0
|
Add getConflictingPipWire() arch API, router1 improvements
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2018-11-11 11:34:38 +01:00 |
|
David Shah
|
24a2feda30
|
ecp5: Separate global promotion and routing
Signed-off-by: David Shah <dave@ds0.me>
|
2018-10-31 16:22:34 +00:00 |
|
David Shah
|
db0646be8a
|
ecp5: Adding LPF parser
Signed-off-by: David Shah <dave@ds0.me>
|
2018-10-31 10:48:54 +00:00 |
|
David Shah
|
8aac6db44b
|
ecp5: Add support for correct tile naming in all variants
Signed-off-by: David Shah <dave@ds0.me>
|
2018-10-16 14:37:24 +01:00 |
|
David Shah
|
ab063b2456
|
clangformat
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-09-29 18:37:17 +01:00 |
|
David Shah
|
24414614d2
|
ecp5: Import SPINE data to database
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-09-29 16:09:21 +01:00 |
|
David Shah
|
30f122854a
|
ecp5: Helper function and arch tweaks for global router
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-09-29 16:06:30 +01:00 |
|
David Shah
|
cdc9dc545e
|
ecp5: Add crude approximation of Pip delays
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-08-19 14:29:16 +01:00 |
|
David Shah
|
45bd0a8c72
|
Merge pull request #54 from daveshah1/ecp5_speedup
ecp5: Improving placement speed
|
2018-08-19 14:04:01 +01:00 |
|
David Shah
|
0b35cb4e60
|
ecp5: Flatten bel_to_cell for performance
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-08-18 19:04:32 +01:00 |
|
David Shah
|
72a9a475fa
|
ecp5: Speed up Bel availability/binding checks
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-08-18 18:36:13 +01:00 |
|
David Shah
|
b8206d71ca
|
ecp5: Speedup placement using ArchCellInfo
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-08-18 18:14:18 +01:00 |
|
Clifford Wolf
|
428f0b9eba
|
Add Arch attrs API
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2018-08-14 17:16:14 +02:00 |
|
David Shah
|
834f7e4bfd
|
ecp5: Implement getPipLocation and related API
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-08-09 10:39:53 +02:00 |
|
Clifford Wolf
|
f6189e4677
|
Merge branch 'master' of github.com:YosysHQ/nextpnr into constids
|
2018-08-08 19:35:13 +02:00 |
|
David Shah
|
cd4e761bb7
|
Merge pull request #44 from YosysHQ/improve_timing_spec
Speed up budget allocator using topographical ordering and update cell timing API
|
2018-08-08 19:23:47 +02:00 |
|
David Shah
|
a3ae3f9791
|
ecp5: Update to use const IdStrings in place of PortPin/BelType
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-08-08 19:08:43 +02:00 |
|
David Shah
|
433ad6462e
|
Arch API: Removing Arch::isIOCell
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-08-08 17:06:59 +02:00 |
|
David Shah
|
bf42e525cb
|
Arch API: New specification for timing port classes
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-08-08 14:37:59 +02:00 |
|
Miodrag Milanovic
|
5df90bc5a5
|
Merge remote-tracking branch 'origin/master' into common_main
# Conflicts:
# ecp5/main.cc
# ice40/main.cc
|
2018-08-08 10:48:05 +02:00 |
|
Eddie Hung
|
6768a5c03e
|
Add Arch::isIOCell() to ecp5 and generic
|
2018-08-06 17:17:39 -07:00 |
|
Miodrag Milanovic
|
fffaaa613f
|
Added project loader
|
2018-08-06 19:32:17 +02:00 |
|
Eddie Hung
|
d0312514bd
|
Modify getBudgetOverride for generic and ecp5 too
|
2018-08-06 07:56:34 -07:00 |
|