caiyu/nextpnr
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
2,659 Commits 22 Branches 7 Tags 17 MiB
444e535f00
Commit Graph

2659 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Miodrag Milanovic
444e535f00 Add pybind11 2.5 source 2020-07-23 08:58:19 +02:00
Miodrag Milanović
e6991ad5dc
Merge pull request #474 from rroohhh/master 
readme: fix typo ICEBOX -> ICESTORM
 2020-07-16 15:56:43 +02:00
Robin Ole Heinemann
70afb97f61 readme: fix typo ICEBOX -> ICESTORM 2020-07-16 15:52:27 +02:00
David Shah
44007eab6f
Merge pull request #473 from YosysHQ/dave/lpf-param-check 
ecp5: Add a warning for unknown LPF IOBUF attrs
 2020-07-13 21:11:16 +01:00
David Shah
467d26d9e6 ecp5: Add a warning for unknown LPF IOBUF attrs 
Signed-off-by: David Shah <dave@ds0.me>
 2020-07-13 17:30:24 +01:00
David Shah
5f241f6baa ci: Bump prjtrellis version 
Signed-off-by: David Shah <dave@ds0.me>
 2020-07-13 11:34:15 +01:00
David Shah
00d702086a
Merge pull request #472 from YosysHQ/ecp5-sysconfig 
ecp5: SYSCONFIG in LPF support
 2020-07-13 11:32:41 +01:00
David Shah
9a621cf49c
Merge pull request #471 from smunaut/fix-pll-gbio-conflict 
ice40: If IO is used by SB_GB_IO, can't use it for PLL
 2020-07-12 14:54:47 +01:00
David Shah
19a4ddf2f0 ecp5: Add SYSCONFIG settings to bitstream 
Signed-off-by: David Shah <dave@ds0.me>
 2020-07-12 14:51:14 +01:00
David Shah
6016e54d6c ecp5: Add parsing of SYSCONFIG line in LPF 
Signed-off-by: David Shah <dave@ds0.me>
 2020-07-12 12:53:16 +01:00
Sylvain Munaut
33067130e5 ice40: If IO is used by SB_GB_IO, can't use it for PLL 
Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
 2020-07-09 13:04:19 +02:00
Miodrag Milanović
3cafb16aa6
Merge pull request #469 from YosysHQ/new_parts_fixes 
Fixes for new part types
 2020-07-08 17:24:15 +02:00
Miodrag Milanovic
2726f3af91 Fixes for new part types 2020-07-08 16:45:27 +02:00
David Shah
451d56051b
Merge pull request #468 from YosysHQ/support_hx4k 
Support 4K parts directly
 2020-07-08 14:15:49 +01:00
Miodrag Milanovic
1fae965cbb Use proper names in GUI 2020-07-08 14:16:00 +02:00
Miodrag Milanovic
32ddc94b4f Support rest of parts 2020-07-08 14:09:44 +02:00
Miodrag Milanovic
b45b375ff2 Missed adding option 2020-07-08 13:45:34 +02:00
Miodrag Milanovic
6991a53d68 Adding LP4K as well 2020-07-08 13:44:13 +02:00
Miodrag Milanovic
3be76a837d Support 4K parts directly 2020-07-08 13:22:59 +02:00
Miodrag Milanovic
bb3dad7ce7 Fix assert, check should be other way arround 2020-07-06 17:29:25 +02:00
David Shah
137241cfef
Merge pull request #463 from YosysHQ/fix-archcheck 
Fix arch checks, and add these to CI
 2020-07-02 13:32:30 +01:00
whitequark
4a2964c915
Merge pull request #465 from whitequark/fix-trellis-discovery 
Improve Trellis discovery logic
 2020-07-01 22:02:36 +00:00
whitequark
18bb70afca CMake: improve logic for discovering Trellis. 2020-07-01 21:11:03 +00:00
whitequark
f6e30f22f4 CMake: fix path checks in chipdb build scripts. 
`if(NOT DEFINED)` is not appropriate since a variable that contains
`-NOTFOUND` still counts as `DEFINED`. This can cause issues if
configuration fails, writes `-NOTFOUND` to the cache, and is then
restarted.
 2020-07-01 20:22:21 +00:00
David Shah
c0901fb972 ecp5: Fix derivation of OSCG timing constraint 
Signed-off-by: David Shah <dave@ds0.me>
 2020-06-29 22:11:00 +01:00
David Shah
72786e249a ci: Run --test architecture checks 
Signed-off-by: David Shah <dave@ds0.me>
 2020-06-29 21:32:26 +01:00
David Shah
43ad5614bd ci: Bump trellis and icestorm versions to latest 
Signed-off-by: David Shah <dave@ds0.me>
 2020-06-29 19:53:25 +01:00
David Shah
2c4ae853f2 ecp5: Fix getTileBelDimZ 
Signed-off-by: David Shah <dave@ds0.me>
 2020-06-29 19:52:31 +01:00
David Shah
c7fbdc7877 Avoid low-value and slow pip name check for ECP5 
Signed-off-by: David Shah <dave@ds0.me>
 2020-06-29 19:52:31 +01:00
David Shah
b24e0a609b ice40: Fix getBelsByTile 
Signed-off-by: David Shah <dave@ds0.me>
 2020-06-29 19:52:31 +01:00
David Shah
32e655d0af placer1: Unlock even if placement fails 
Prevents a hang during routing when using --force

Fixes #462

Signed-off-by: David Shah <dave@ds0.me>
 2020-06-29 16:39:31 +01:00
Miodrag Milanovic
929a1cc7e4 Make python bindings consistent 2020-06-27 13:24:30 +02:00
Miodrag Milanovic
7a95629aff Fix clangformat and execute it 2020-06-27 13:20:16 +02:00
Miodrag Milanovic
901ad4e917 Update git ignore locations 2020-06-27 13:18:06 +02:00
David Shah
9eb6e549c5 Update some URLs 
Signed-off-by: David Shah <dave@ds0.me>
 2020-06-26 11:43:27 +01:00
David Shah
4f4aa53120
Merge pull request #460 from whitequark/better-embed 
Simplify and improve chipdb embedding/loading
 2020-06-26 11:32:13 +01:00
whitequark
89e0cc8078 Simplify and improve chipdb embedding/loading. 2020-06-26 08:36:07 +00:00
David Shah
2873133479 Update COPYING 
Signed-off-by: David Shah <dave@ds0.me>
 2020-06-25 19:45:18 +01:00
David Shah
1df8ac805a HeAP: Add timeout to IO placement 
Signed-off-by: David Shah <dave@ds0.me>
 2020-06-25 19:42:53 +01:00
whitequark
19a3095ecb Fix typo 2020-06-25 17:26:57 +00:00
David Shah
dc209f6344
Merge pull request #459 from whitequark/better-chipdb 
CMake: rewrite chipdb handling from ground up
 2020-06-25 15:39:54 +01:00
whitequark
bf8d4c428e CMake: require at least version 3.5 (Ubuntu 16.04). 2020-06-25 14:03:37 +00:00
whitequark
1dc1164dce CMake: rewrite chipdb handling from ground up. 2020-06-25 14:03:37 +00:00
whitequark
23d19a254d CMake: only request a CXX compiler. 2020-06-24 13:22:49 +00:00
David Shah
7decb6526b
Merge pull request #458 from whitequark/patch-1 
Remove dead links from README
 2020-06-24 08:27:32 +01:00
whitequark
1f061b5a97
Remove dead links from README 2020-06-24 07:24:29 +00:00
David Shah
93dbb53371
Merge pull request #457 from whitequark/better-bba 
CMake: promote bba to a true subproject
 2020-06-24 07:09:08 +01:00
whitequark
4c7aedcf4e CMake: promote bba to a true subproject. 2020-06-23 10:47:18 +00:00
David Shah
c9e7d1448e clangformat 
Signed-off-by: David Shah <dave@ds0.me>
 2020-06-12 16:19:14 +01:00
David Shah
3c078f6090
Merge pull request #454 from YosysHQ/ecp5-global-place 
ecp5: Fix placement of DCCs to guarantee routeability
 2020-06-10 18:12:06 +01:00