Clifford Wolf
|
5ff9aafb20
|
Refactor Chip API and iCE40 database
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2018-06-06 15:13:41 +02:00 |
|
Clifford Wolf
|
d13a84b687
|
Add iCE40 blockram bels
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2018-06-04 12:37:56 +02:00 |
|
Clifford Wolf
|
eb3c89bee9
|
Replace GuiLine with GraphicElement
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2018-06-04 12:02:58 +02:00 |
|
Clifford Wolf
|
6840ffd9c0
|
Add iCE40 SB_IO bels
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2018-06-03 16:16:59 +02:00 |
|
Clifford Wolf
|
20d7cd0194
|
Add ice40 ICESTORM_LC bels
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2018-06-02 15:00:33 +02:00 |
|
Clifford Wolf
|
cdb31fdafc
|
Use singular in type names (BelRange, WireIterator)
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2018-06-02 12:57:19 +02:00 |
|
Clifford Wolf
|
3b0d1beabb
|
Add DelayInfo struct
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2018-05-29 20:04:29 +02:00 |
|
Clifford Wolf
|
d56e29c47e
|
Progress in chip.h API
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2018-05-26 16:08:20 +02:00 |
|
Clifford Wolf
|
757786f134
|
Progress in ice40 chipdb
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2018-05-26 14:56:30 +02:00 |
|
Clifford Wolf
|
1899833b4d
|
Start work on iCE40 chipdb
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2018-05-26 14:27:28 +02:00 |
|