David Shah
|
b8bff6b8b5
|
Merge pull request #210 from twam/master
Search for trellis in /usr/local/share/trellis if not specified with …
|
2019-01-27 14:56:42 +00:00 |
|
Miodrag Milanovic
|
dbaae51159
|
Make cross compile possible for mingw
|
2019-01-27 10:10:37 +01:00 |
|
Tobias Müller
|
95ed84fd91
|
Search for trellis in /usr/local/share/trellis if not specified with -DTRELLIS_ROOT
|
2019-01-13 17:15:28 +01:00 |
|
David Shah
|
747380537f
|
ecp5: Add PULLMODE support
Signed-off-by: David Shah <dave@ds0.me>
|
2019-01-07 14:27:58 +00:00 |
|
David Shah
|
1661350d25
|
ecp5: Check for incorrect use of TRELLIS_IO 'B' pin
Signed-off-by: David Shah <dave@ds0.me>
|
2018-12-25 19:45:10 +00:00 |
|
David Shah
|
e76479f379
|
ecp5: Fix tristate IO insertion
Fixes #191
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-12-22 10:11:18 +00:00 |
|
David Shah
|
dc10fe0319
|
ecp5: Fix ODDR when used with manually instantiated TRELLIS_IO
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-12-19 10:11:29 +00:00 |
|
David Shah
|
d75075e15c
|
ecp5: Fix IOLOGIC ports at the same constant value
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-12-15 13:52:18 +00:00 |
|
David Shah
|
c01bb88509
|
ecp5: Add IOLOGIC timing and bitstream; ODDR working
Signed-off-by: David Shah <dave@ds0.me>
|
2018-12-14 16:40:38 +00:00 |
|
David Shah
|
9dc845b20d
|
ecp5: Add ODDR packing
Signed-off-by: David Shah <dave@ds0.me>
|
2018-12-14 14:59:14 +00:00 |
|
David Shah
|
36b1650df7
|
ecp5: Adding IOLOGIC packing
Signed-off-by: David Shah <dave@ds0.me>
|
2018-12-14 09:55:04 +00:00 |
|
David Shah
|
b12a8c1a30
|
ecp5: Add {S}IOLOGIC constids and cell
Signed-off-by: David Shah <dave@ds0.me>
|
2018-12-12 19:08:48 +00:00 |
|
David Shah
|
dc549cd56b
|
Merge pull request #159 from YosysHQ/ecp5_pllplace
ecp5: Pre-place PLLs and use dedicated routes into globals
|
2018-12-01 09:14:34 +00:00 |
|
David Shah
|
5ddf99cf5d
|
ecp5: Pre-place PLLs and use dedicated routes into globals
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-30 16:09:56 +00:00 |
|
David Shah
|
4e05d09397
|
Improve reporting of unknown cell types
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-29 19:26:23 +00:00 |
|
David Shah
|
5a1190ade2
|
ecp5: Fix UR PLL tile coordinates
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-26 15:35:55 +00:00 |
|
David Shah
|
bbeab72ad9
|
Merge pull request #143 from daveshah1/ecp5_muxes
ecp5: Adding support for LUT extension muxes up to LUT7
|
2018-11-26 09:37:18 +00:00 |
|
David Shah
|
65a5d05952
|
python: Fixes to get net wires map working
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-22 13:42:20 +00:00 |
|
David Shah
|
76f575fb29
|
ecp5: Add support for LUT7 mux
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-18 17:17:46 +00:00 |
|
David Shah
|
458aa20161
|
ecp5: More optimal LUT6 placement
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-16 17:36:34 +00:00 |
|
David Shah
|
3ae8b86003
|
ecp5: Adding mux support up to LUT6
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-16 17:27:23 +00:00 |
|
David Shah
|
94dc54f4fa
|
ecp5: Add 10% safety margin to pip delays
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-16 13:35:01 +00:00 |
|
David Shah
|
1ae722272a
|
ecp5: clangformat timing changes
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-16 13:27:03 +00:00 |
|
David Shah
|
50b85da619
|
ecp5: Use speed-grade-specific delay estimate
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-16 13:26:28 +00:00 |
|
David Shah
|
13244e513b
|
ecp5: Fix db import, improve timing data debugging
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-16 13:26:28 +00:00 |
|
David Shah
|
19cc284b8c
|
ecp5: Allow selection of device speed grade
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-16 13:26:28 +00:00 |
|
David Shah
|
ffe1166e33
|
ecp5: Post-rebase fix
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-16 13:26:28 +00:00 |
|
David Shah
|
2024346f4d
|
ecp5: Consider fanout when calculating pip delays
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-16 13:26:28 +00:00 |
|
David Shah
|
cc746d888b
|
ecp5: Fix timing pip classes
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-16 13:26:28 +00:00 |
|
David Shah
|
3ecd440748
|
ecp5: Use new timing data
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-16 13:26:28 +00:00 |
|
David Shah
|
703ff2818f
|
ecp5: Fix timing data import
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-16 13:26:28 +00:00 |
|
David Shah
|
18813f2056
|
ecp5: Adding real timing data to database
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-16 13:26:28 +00:00 |
|
David Shah
|
9c52afcf5f
|
clangformat
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-16 13:25:51 +00:00 |
|
David Shah
|
cfaa6c0e5d
|
Merge pull request #119 from cr1901/win-fix
nextpnr-ecp5 Windows Fixes
|
2018-11-16 10:00:13 +00:00 |
|
David Shah
|
f07bd98d59
|
ecp5: Better use of Boost
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-16 09:58:18 +00:00 |
|
David Shah
|
7e1df82462
|
ecp5: Regression fix & format
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-15 11:54:28 +00:00 |
|
David Shah
|
91a0927196
|
ecp5: Support LOC attribute on DCUs
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-15 11:30:27 +00:00 |
|
David Shah
|
01e0da16f0
|
ecp5: Add DCU availability check
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-15 11:30:27 +00:00 |
|
David Shah
|
02736d0680
|
ecp5: Add timing info for SERDES
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-15 11:30:27 +00:00 |
|
David Shah
|
084f9cf63f
|
ecp5: DCU clocking fixes
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-15 11:30:27 +00:00 |
|
David Shah
|
0eba7d9789
|
ecp5: EXTREFB fixes
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-15 11:30:27 +00:00 |
|
David Shah
|
bc022173f0
|
ecp5: clangformat
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-15 11:30:27 +00:00 |
|
David Shah
|
36178a5713
|
ecp5: Trim IO connected to top level ports
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-15 11:30:27 +00:00 |
|
David Shah
|
e9fe444dc7
|
ecp5: Adding ancillary DCU bels
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-15 11:30:27 +00:00 |
|
David Shah
|
37cbabecfb
|
ecp5: remove debug and clangformat
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-15 11:30:27 +00:00 |
|
David Shah
|
c9d83ec08b
|
dcu: Fix bitstream param handling
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-15 11:30:27 +00:00 |
|
David Shah
|
4f8dfd8e1b
|
ecp5: Prefer DCCs with dedicated routing when placing DCCs
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-15 11:30:27 +00:00 |
|
David Shah
|
c5a3571a06
|
ecp5: Working on DCU
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-15 11:30:27 +00:00 |
|
David Shah
|
983903887d
|
ecp5: DCU bitstream gen handling
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-15 11:30:27 +00:00 |
|
David Shah
|
cc9fb1497d
|
ecp5: Groundwork for DCU support
Signed-off-by: David Shah <dave@ds0.me>
|
2018-11-15 11:30:27 +00:00 |
|