Miodrag Milanovic
|
8965922219
|
Added ability for static builds
|
2018-08-16 10:32:34 +02:00 |
|
Eddie Hung
|
2e02f2d616
|
Merge pull request #48 from YosysHQ/placer_speedup
placer: low hanging speedups
|
2018-08-11 09:27:50 -07:00 |
|
Eddie Hung
|
fc0496ec71
|
Merge remote-tracking branch 'origin/master' into placer_speedup
|
2018-08-10 19:51:35 -07:00 |
|
Eddie Hung
|
a41500a015
|
Rework Arch::logicCellsCompatible() to take pointer + size, allowing use of std::array
|
2018-08-10 19:50:27 -07:00 |
|
Eddie Hung
|
ded8308683
|
std::vector::resize() not reserve()
|
2018-08-09 21:03:07 -07:00 |
|
Eddie Hung
|
396cae5118
|
Make containers static
|
2018-08-09 20:53:33 -07:00 |
|
Eddie Hung
|
1514903ea9
|
Get rid of map lookup by borrowing udata to use as index into vector
|
2018-08-09 20:45:20 -07:00 |
|
Eddie Hung
|
e419b34027
|
Try with vector
|
2018-08-09 19:10:50 -07:00 |
|
Miodrag Milanovic
|
8b04a64629
|
Fix compile warning
|
2018-08-09 17:34:57 +02:00 |
|
Miodrag Milanovic
|
0696d62358
|
Expose log_always that will be displayed disregarding quite flag
|
2018-08-09 13:35:18 +02:00 |
|
Miodrag Milanovic
|
6b6a0c6d3c
|
Added quiet mode for logging
|
2018-08-09 13:28:21 +02:00 |
|
Miodrag Milanovic
|
8420cb4c80
|
Fix MSVC compile
|
2018-08-09 11:00:24 +02:00 |
|
David Shah
|
ed602baa06
|
Merge pull request #42 from YosysHQ/floorplan
Add basic data structures for floorplanning
|
2018-08-09 10:49:11 +02:00 |
|
David Shah
|
834f7e4bfd
|
ecp5: Implement getPipLocation and related API
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-08-09 10:39:53 +02:00 |
|
Clifford Wolf
|
5ddde5c49f
|
Add pip locations
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2018-08-09 10:39:53 +02:00 |
|
Clifford Wolf
|
a9b6543361
|
Add Region struct
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2018-08-09 10:39:53 +02:00 |
|
Eddie Hung
|
41e05c95aa
|
ice40: Speedup Arch::predictDelay() with pass-by-ref
|
2018-08-08 19:52:39 -07:00 |
|
Miodrag Milanovic
|
5dd7a74b87
|
Make loading works nice and use settings
|
2018-08-08 21:15:54 +02:00 |
|
Miodrag Milanović
|
bc378fc3e4
|
Merge pull request #46 from YosysHQ/use_settings
Use settings for json and pcf
|
2018-08-08 11:22:01 -07:00 |
|
Miodrag Milanovic
|
61bce47f3c
|
Use settings for json and pcf
|
2018-08-08 20:14:18 +02:00 |
|
Clifford Wolf
|
b326b03a52
|
Merge pull request #45 from YosysHQ/constids
Get rid of PortPin and BelType
|
2018-08-08 19:36:05 +02:00 |
|
Clifford Wolf
|
f6189e4677
|
Merge branch 'master' of github.com:YosysHQ/nextpnr into constids
|
2018-08-08 19:35:13 +02:00 |
|
David Shah
|
cd4e761bb7
|
Merge pull request #44 from YosysHQ/improve_timing_spec
Speed up budget allocator using topographical ordering and update cell timing API
|
2018-08-08 19:23:47 +02:00 |
|
David Shah
|
a3ae3f9791
|
ecp5: Update to use const IdStrings in place of PortPin/BelType
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-08-08 19:08:43 +02:00 |
|
Clifford Wolf
|
2390f7f59c
|
Add ctx->settings
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2018-08-08 18:46:33 +02:00 |
|
Miodrag Milanovic
|
fc0131ceb0
|
cleanup
|
2018-08-08 18:41:30 +02:00 |
|
Miodrag Milanovic
|
46aa56021b
|
Moved option to common
|
2018-08-08 18:34:12 +02:00 |
|
Miodrag Milanović
|
330bb86bfc
|
Merge pull request #43 from YosysHQ/common_main
Common main and project
|
2018-08-08 09:18:03 -07:00 |
|
Miodrag Milanovic
|
fc5cee6fb8
|
clangformat
|
2018-08-08 18:17:34 +02:00 |
|
Miodrag Milanovic
|
ecc21caa77
|
move load/save proj to base
|
2018-08-08 18:14:22 +02:00 |
|
David Shah
|
751335977f
|
ice40: Add error for unknown cell type when getting timing info
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-08-08 18:07:34 +02:00 |
|
David Shah
|
674cabb6be
|
docs: Update Arch API Cell Timing docs
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-08-08 17:58:25 +02:00 |
|
David Shah
|
3e11ba8afb
|
timing: Remove unused variable
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-08-08 17:55:54 +02:00 |
|
David Shah
|
8e593fb471
|
timing: Update to use getDelayNS
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-08-08 17:54:25 +02:00 |
|
Eddie Hung
|
03575a2a7a
|
One more breadcrumb
|
2018-08-08 08:32:17 -07:00 |
|
Eddie Hung
|
91023d2a0e
|
Leave comment behind about removing false paths
|
2018-08-08 08:31:08 -07:00 |
|
Clifford Wolf
|
abf5ea84b9
|
Get rid of BelType and PortPin in generic arch
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2018-08-08 17:22:05 +02:00 |
|
Clifford Wolf
|
f875a37467
|
Get rid of old iCE40 id_ Arch members
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2018-08-08 17:17:16 +02:00 |
|
David Shah
|
90e3db324e
|
clangformat
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-08-08 17:07:20 +02:00 |
|
David Shah
|
433ad6462e
|
Arch API: Removing Arch::isIOCell
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-08-08 17:06:59 +02:00 |
|
Eddie Hung
|
936b52eafc
|
Unfurl comments for clangformat
|
2018-08-08 08:01:24 -07:00 |
|
Clifford Wolf
|
e03ae50e21
|
Get rid of PortPin and BelType (ice40, generic, docs)
Signed-off-by: Clifford Wolf <clifford@clifford.at>
|
2018-08-08 17:01:18 +02:00 |
|
Eddie Hung
|
d21e5a4b10
|
Disable assign_budget() after placement legalisation, unless slack redist
|
2018-08-08 07:58:01 -07:00 |
|
Eddie Hung
|
acd2a92b03
|
Merge branch 'master' into improve_timing_spec
|
2018-08-08 07:57:30 -07:00 |
|
Eddie Hung
|
fca01f5447
|
Also include TMG_GEN_CLOCK as a timing startpoint
|
2018-08-08 07:49:07 -07:00 |
|
David Shah
|
e6eb203868
|
ice40: Add timing arcs through global buffers
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-08-08 16:34:41 +02:00 |
|
David Shah
|
d173ddba36
|
timing: Debugging implementation of new timing API
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-08-08 15:15:21 +02:00 |
|
David Shah
|
787fe5661c
|
ice40: Timing arch fix
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-08-08 15:00:39 +02:00 |
|
David Shah
|
d8b3830031
|
timing: Update to new use API (currently broken)
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-08-08 14:58:43 +02:00 |
|
David Shah
|
bf42e525cb
|
Arch API: New specification for timing port classes
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-08-08 14:37:59 +02:00 |
|