gatecat
9b5e5f124c
clangformat
...
Signed-off-by: gatecat <gatecat@ds0.me>
2023-01-25 10:29:32 +01:00
Maciej Kurc
d75c45c63f
Added fallback to VCC as the preferred constant if the architecture does not specify one.
...
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
2022-05-12 11:55:16 +02:00
Maciej Kurc
7c7a4f0959
Added tying unused LUT pins to preferred constant instead of Vcc
...
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
2022-05-11 16:31:34 +02:00
Maciej Kurc
aafe1a176c
Generalized representation of unused LUT pins connections
...
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
2022-05-11 16:31:30 +02:00
Maciej Kurc
8fc16a57c9
Added more code comments, formatted the code
...
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
2021-07-22 12:59:10 +02:00
Maciej Kurc
0336f55b16
LUT mapping ceche optimizations 2
...
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
2021-07-16 13:55:19 +02:00
Maciej Kurc
d52516756c
Working site LUT mapping cache
...
Signed-off-by: Maciej Kurc <mkurc@antmicro.com>
2021-07-16 12:51:28 +02:00
gatecat
ecc19c2c08
Using hashlib in arches
...
Signed-off-by: gatecat <gatecat@ds0.me>
2021-06-02 15:05:19 +01:00
gatecat
fc15105643
clangformat
...
Signed-off-by: gatecat <gatecat@ds0.me>
2021-04-12 10:26:39 +01:00
Keith Rothman
8773c645ca
[interchange] Prevent site router from generating incorrect LUTs.
...
The previous logic tied LUT input pins to VCC if a wire was unplacable.
This missed a case where the net was present to the input of the LUT,
but a wire was still not legal. This case is now prevented by tying the
output of the LUT to an unused net.
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
2021-04-06 10:42:05 -07:00
Keith Rothman
0d41fff3a7
[interchange] Add crude pseudo pip model.
...
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
2021-04-06 10:42:05 -07:00
Keith Rothman
cc4f2b4516
Add some FIXME's around VCC assumption in LUT logic.
...
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
2021-03-25 17:20:13 -07:00
Keith Rothman
91ca5f110b
Re-work LUT mapping logic to only put VCC pins when required.
...
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
2021-03-25 17:20:13 -07:00
Keith Rothman
2cd5bacca0
Refactor header structures in FPGA interchange Arch.
...
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
2021-03-19 21:36:06 -07:00
Keith Rothman
351ca3b5ea
Use NEXTPNR_NAMESPACE macro's now that headers are seperated.
...
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
2021-03-15 18:49:12 +00:00
gatecat
fba71bd182
clangformat
...
Signed-off-by: gatecat <gatecat@ds0.me>
2021-03-03 10:39:47 +00:00
Keith Rothman
cfa449c3f3
Initial LUT rotation logic.
...
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
2021-02-26 11:01:22 -08:00
