caiyu/nextpnr
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
3,332 Commits 22 Branches 7 Tags 17 MiB
d2579282a6
Commit Graph

3332 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Keith Rothman
4cd74bba2c Add getBelPinType to Python interface. 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2021-03-22 09:25:45 -07:00
Keith Rothman
e7d81913a4 Add "checkPipAvailForNet" to Arch API. 
This is important for distiguishing valid pseudo pips in the FPGA
interchange arch. This also avoids a double or triple lookup of
pip->net map.

Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2021-03-22 09:17:55 -07:00
gatecat
53ed6979a9
Merge pull request #636 from litghost/add_pseudo_pip_data 
Add pseudo pip data
 2021-03-22 15:24:36 +00:00
Keith Rothman
694f9ec3a5 Increment required python-fpga-interchange version. 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2021-03-22 09:33:12 +00:00
Keith Rothman
db12a83ced Add pseudo pip data to chipdb (with schema bump). 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2021-03-22 09:33:12 +00:00
gatecat
68ca923bfe
Merge pull request #635 from litghost/refactor_headers 
Refactor header structures in FPGA interchange Arch.
 2021-03-22 09:30:38 +00:00
Keith Rothman
22c6754bcd Update tests to include Tcl header order fix. 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2021-03-19 21:36:17 -07:00
Keith Rothman
2cd5bacca0 Refactor header structures in FPGA interchange Arch. 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2021-03-19 21:36:06 -07:00
gatecat
f52b522964
Merge pull request #633 from YosysHQ/gatecat/optional-ipo 
cmake: Use IPO only if supported
 2021-03-19 10:38:12 +00:00
gatecat
bac2a8ba02 cmake: Use IPO only if supported 
Signed-off-by: gatecat <gatecat@ds0.me>
 2021-03-19 09:40:27 +00:00
gatecat
aa8b12db6f
Merge pull request #631 from litghost/fixup_gui_dependencies 
Update root CMake with some additional features
 2021-03-18 22:02:37 +00:00
gatecat
bc3fe7d014
Merge pull request #630 from litghost/run_clangformat 
Run "make clangformat" to fix up master.
 2021-03-18 21:38:02 +00:00
Keith Rothman
76c6e1248c Add option to link against "libprofiler". 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2021-03-18 14:02:07 -07:00
Keith Rothman
d5021e7ed5 Add IPO support for nextpnr, and have it enabled by default. 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2021-03-18 14:01:40 -07:00
Keith Rothman
f4dc67879e Fixup GUI link dependencies on headers from libraries. 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2021-03-18 14:00:19 -07:00
Keith Rothman
a3dd5b33bc Run "make clangformat". to fix up master. 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2021-03-18 13:30:37 -07:00
gatecat
b8678e778e
Merge pull request #629 from litghost/move_hash_selection_to_header 
Moving hash map/set type selection to header.
 2021-03-18 08:14:16 +00:00
Keith Rothman
965ba00e0f Moving hash map/set type selection to header. 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2021-03-17 16:54:29 -07:00
gatecat
5feea4497f
Merge pull request #619 from acomodi/add-cmake-infra-fpga-interchange 
Add CMake infrastructure for fpga interchange
 2021-03-17 14:05:49 +00:00
Alessandro Comodi
01a95faf21 fpga_interchange: temporarily disable failing test 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-03-17 10:32:35 +01:00
Alessandro Comodi
f6583f7ecc fpga_interchange: minor fixes and comments addition 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-03-16 22:59:20 +01:00
Alessandro Comodi
c1e668f823 fpga_interchange: address review comments 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-03-16 22:02:06 +01:00
Alessandro Comodi
f9e9fadbc8 github-actions: use capnp v0.8.0 
This also updates the note in the README for the FPGA interchange

Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-03-16 16:57:07 +01:00
Alessandro Comodi
83544cdf6a github-actions: pin python-fpga-interchange to tag 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-03-16 16:34:27 +01:00
Alessandro Comodi
c68dfb09c4 github-actions: add basic CI to test FPGA interchange 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-03-16 15:39:02 +01:00
Alessandro Comodi
f63a9a48a4 fpga_interchange: re-add README with updated instructions 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-03-16 15:39:02 +01:00
Alessandro Comodi
f52b5b39ed fpga_interchange: tests: add techmap optional source file 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-03-16 15:39:02 +01:00
Alessandro Comodi
3f3cabea2d fpga_interchange: add bbasm step and archcheck 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-03-16 15:39:02 +01:00
Alessandro Comodi
0b62e540a3 fpga_interchange: address review comments 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-03-16 15:39:02 +01:00
Alessandro Comodi
bd2da27e4e fpga_interchange: tests: added comment and fixed XDC 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-03-16 15:39:02 +01:00
Alessandro Comodi
e5cc03965e fpga_interchange: chipdb: use generic patching function 
Also moved the RapidWright invocation script path under a CMake variable

Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-03-16 15:39:02 +01:00
Alessandro Comodi
490fdb0a1c fpga_interchange: cmake: generate only one device family 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-03-16 15:39:01 +01:00
Alessandro Comodi
77ffdd7fd4 fpga_interchange: tests: add cmake functions 
Also move all tests in a tests directory

Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-03-16 15:39:01 +01:00
Alessandro Comodi
6a08b0d733 bump fpga_interchange_schema 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-03-16 15:39:01 +01:00
Alessandro Comodi
d77d0ff34a fpga_intrchange: add cmake infrastructure to generate chipdbs 
Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
 2021-03-16 15:39:01 +01:00
gatecat
701587241f
Merge pull request #626 from YosysHQ/missing-includes 
Add missing includes to fix WASI build
 2021-03-16 09:43:35 +00:00
whitequark
e1cd98ba15 Add missing includes to fix WASI build. 2021-03-16 05:52:41 +00:00
gatecat
bf5f0fc58f
Merge pull request #625 from litghost/use_namespace_macro 
Use NEXTPNR_NAMESPACE macro's now that headers are seperated.
 2021-03-15 21:08:28 +00:00
Keith Rothman
351ca3b5ea Use NEXTPNR_NAMESPACE macro's now that headers are seperated. 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2021-03-15 18:49:12 +00:00
gatecat
a8e35062c6
Merge pull request #621 from litghost/fix_header_nightmare 
Split nextpnr.h to allow for linear inclusion.
 2021-03-15 17:00:52 +00:00
gatecat
3cf4a33666
Merge pull request #624 from YosysHQ/gatecat/fix-623 
opt-timing: Skip undriven nets
 2021-03-15 17:00:03 +00:00
gatecat
3c71911c26 opt-timing: Skip undriven nets 
Signed-off-by: gatecat <gatecat@ds0.me>
 2021-03-15 16:08:47 +00:00
Keith Rothman
fe4608386e Split nextpnr.h to allow for linear inclusion. 
"nextpnr.h" is no longer the god header.  Important improvements:

 - Functions in log.h can be used without including
   BaseCtx/Arch/Context. This means that log_X functions can be called
   without included "nextpnr.h"

 - NPNR_ASSERT can be used without including "nextpnr.h" by including
   "nextpnr_assertions.h".  This allows NPNR_ASSERT to be used safely in
   any header file.

 - Types defined in "archdefs.h" are now available without including
   BaseCtx/Arch/Context.  This means that utility classes that will be
   used inside of BaseCtx/Arch/Context can be defined safely in a
   self-contained header.

Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2021-03-15 09:05:23 -07:00
gatecat
035b797ec2
Merge pull request #620 from litghost/handle_partial_routed 
Add support for partially routed nets from the placer in router2.
 2021-03-12 22:25:24 +00:00
Keith Rothman
a342ae56e0 Add support for partially routed nets from the placer in router2. 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2021-03-12 09:53:15 -08:00
gatecat
bffaad477a
Merge pull request #618 from YosysHQ/no-absl-on-wasi 
Don't include Abseil if it is not used
 2021-03-12 11:23:10 +00:00
whitequark
bdf13ddcfb CMake: Don't include Abseil if it is not used. 2021-03-12 03:00:58 +00:00
gatecat
cc367d7e67
Merge pull request #615 from litghost/add_lookahead_diag_to_router2 
Add diagnostic prints to debug lookahead performance.
 2021-03-10 18:24:11 +00:00
Keith Rothman
7168cf8657 Add diagnostic prints to debug lookahead performance. 
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
 2021-03-10 09:12:50 -08:00
gatecat
7f0c23dff3
Merge pull request #617 from YosysHQ/no-absl-on-wasi 
Only depend on Abseil in threaded builds.
 2021-03-10 10:03:24 +00:00