Miodrag Milanovic
|
6cca93543b
|
move constants to gfx.cc
|
2019-12-28 14:27:14 +01:00 |
|
Miodrag Milanovic
|
c26c5e7b8e
|
clang format
|
2019-12-20 09:07:03 +01:00 |
|
Miodrag Milanovic
|
e4210e7fd3
|
Add all missing wires
|
2019-12-20 09:05:58 +01:00 |
|
Miodrag Milanovic
|
b271e59472
|
Add global wires
|
2019-12-15 17:20:48 +01:00 |
|
Miodrag Milanovic
|
f2b8e347a9
|
cleanup and formating
|
2019-12-15 10:43:30 +01:00 |
|
Miodrag Milanovic
|
436260e47e
|
move bel creation to gfx.cc
|
2019-12-15 09:21:58 +01:00 |
|
Miodrag Milanovic
|
fb27f1a031
|
fix formating
|
2019-12-14 16:40:27 +01:00 |
|
Miodrag Milanovic
|
abf9bc3bb9
|
fixes and more pips
|
2019-12-14 16:10:41 +01:00 |
|
Miodrag Milanovic
|
7e7e20742d
|
pips for ios
|
2019-12-14 12:30:04 +01:00 |
|
Miodrag Milanovic
|
ebbfb6375d
|
more new wires added
|
2019-12-14 09:18:24 +01:00 |
|
Miodrag Milanovic
|
6d005f38b5
|
add more
|
2019-12-13 19:44:49 +01:00 |
|
Miodrag Milanovic
|
2a5f0bbd28
|
new wires in db
|
2019-12-13 18:24:49 +01:00 |
|
Miodrag Milanovic
|
c0585e98eb
|
added siologic
|
2019-12-13 14:32:27 +01:00 |
|
Miodrag Milanovic
|
16f6aaa68c
|
Add many new wires
|
2019-12-13 14:01:28 +01:00 |
|
Miodrag Milanovic
|
7fd856b866
|
clangformat run
|
2019-12-08 09:33:06 +01:00 |
|
Miodrag Milanovic
|
f6d74cb7a9
|
Draw some pips, fixed H6 and V6
|
2019-11-09 13:12:20 +01:00 |
|
Miodrag Milanovic
|
49760a9ea8
|
Show V02/V06/H02/H06
|
2019-10-25 09:28:08 +02:00 |
|
Miodrag Milanovic
|
d1feb2aa2d
|
display horizontal wires, add some globals to list
|
2019-10-23 18:17:08 +02:00 |
|
Miodrag Milanovic
|
0d2ae5cc9d
|
Split graphics calls for wires into gfx.cc
|
2019-10-20 11:12:26 +02:00 |
|
Miodrag Milanovic
|
e69bb4c077
|
Simplify layout of elements
|
2019-10-20 09:41:48 +02:00 |
|
Miodrag Milanovic
|
8c79044d43
|
more wires between switchboxes
|
2019-10-20 09:41:48 +02:00 |
|
Miodrag Milanovic
|
4cbdc388b8
|
Add more types of wires
|
2019-10-20 09:41:48 +02:00 |
|
Miodrag Milanovic
|
74da9cc424
|
wd wires
|
2019-10-20 09:41:48 +02:00 |
|
Miodrag Milanovic
|
3da7af9f02
|
clk and lsr muxes
|
2019-10-20 09:41:48 +02:00 |
|
Miodrag Milanovic
|
0b4ced96ec
|
draw rest of slice wires and more from switchbox
|
2019-10-20 09:41:48 +02:00 |
|
Miodrag Milanovic
|
3e117ce792
|
Optimize
|
2019-10-20 09:41:48 +02:00 |
|
Miodrag Milanovic
|
49b12a828a
|
Add other side of slice wires
|
2019-10-20 09:41:48 +02:00 |
|
Miodrag Milanovic
|
1ae64d7bf5
|
Display rest of slice input wires
|
2019-10-20 09:41:48 +02:00 |
|
Miodrag Milanovic
|
f7a6d4dc06
|
Start adding visible wires
|
2019-10-20 09:41:48 +02:00 |
|
Miodrag Milanovic
|
bfbb6dbf69
|
Draw swbox, smaller slices, proper io
|
2019-10-20 09:41:30 +02:00 |
|
David Shah
|
f3127f7dfd
|
ecp5: Add Bel graphics
Signed-off-by: David Shah <davey1576@gmail.com>
|
2018-07-31 14:39:37 +02:00 |
|