|
.gitignore
|
Add blinky post-synthesis testbench
|
2018-06-10 14:31:38 +02:00 |
|
bitstream.cc
|
Debugging on icebreaker
|
2018-06-10 15:06:26 +02:00 |
|
bitstream.h
|
ice40: Write logic cell config to bitstream
|
2018-06-10 12:58:05 +02:00 |
|
blinky_map.v
|
ice40: Fix techmap
|
2018-06-10 13:33:47 +02:00 |
|
blinky_tb.v
|
Add blinky post-synthesis testbench
|
2018-06-10 14:31:38 +02:00 |
|
blinky.sh
|
Add blinky post-synthesis testbench
|
2018-06-10 14:31:38 +02:00 |
|
blinky.ys
|
Add iCE40 blinky example
|
2018-05-31 18:10:36 +02:00 |
|
chip.cc
|
Fix ice40 pip/switch locked performance issue
|
2018-06-10 14:08:00 +02:00 |
|
chip.h
|
Fix ice40 pip/switch locked performance issue
|
2018-06-10 14:08:00 +02:00 |
|
chipdb.py
|
Debugging on icebreaker
|
2018-06-10 15:06:26 +02:00 |
|
family.cmake
|
cmake: Add HX1K-only builds support
|
2018-06-07 13:20:16 +02:00 |
|
icebreaker.v
|
Debugging on icebreaker
|
2018-06-10 15:06:26 +02:00 |
|
icebreaker.ys
|
Debugging on icebreaker
|
2018-06-10 15:06:26 +02:00 |
|
main.cc
|
ice40: Write logic cell config to bitstream
|
2018-06-10 12:58:05 +02:00 |
|
portpins.inc
|
Add very basic router
|
2018-06-09 18:19:20 +02:00 |
