35 lines
1.0 KiB
Verilog
35 lines
1.0 KiB
Verilog
module top(input clk_pin, output [3:0] led_pin, output gpio0_pin);
|
|
|
|
wire clk;
|
|
wire [3:0] led;
|
|
|
|
wire gpio0;
|
|
|
|
(* BEL="X0/Y35/PIOA" *) (* IO_TYPE="LVCMOS33" *)
|
|
TRELLIS_IO #(.DIR("INPUT")) clk_buf (.B(clk_pin), .O(clk));
|
|
|
|
(* BEL="X0/Y23/PIOC" *) (* IO_TYPE="LVCMOS33" *)
|
|
TRELLIS_IO #(.DIR("OUTPUT")) led_buf_0 (.B(led_pin[0]), .I(led[0]));
|
|
(* BEL="X0/Y23/PIOD" *) (* IO_TYPE="LVCMOS33" *)
|
|
TRELLIS_IO #(.DIR("OUTPUT")) led_buf_1 (.B(led_pin[1]), .I(led[1]));
|
|
(* BEL="X0/Y26/PIOA" *) (* IO_TYPE="LVCMOS33" *)
|
|
TRELLIS_IO #(.DIR("OUTPUT")) led_buf_2 (.B(led_pin[2]), .I(led[2]));
|
|
(* BEL="X0/Y26/PIOC" *) (* IO_TYPE="LVCMOS33" *)
|
|
TRELLIS_IO #(.DIR("OUTPUT")) led_buf_3 (.B(led_pin[3]), .I(led[3]));
|
|
|
|
|
|
(* BEL="X0/Y62/PIOD" *) (* IO_TYPE="LVCMOS33" *)
|
|
TRELLIS_IO #(.DIR("OUTPUT")) gpio0_buf (.B(gpio0_pin), .I(gpio0));
|
|
|
|
reg [25:0] ctr = 0;
|
|
|
|
always@(posedge clk)
|
|
ctr <= ctr + 1'b1;
|
|
|
|
assign led = ctr[25:22];
|
|
|
|
// Tie GPIO0, keep board from rebooting
|
|
TRELLIS_SLICE #(.MODE("LOGIC"), .LUT0_INITVAL(16'hFFFF)) vcc (.F0(gpio0));
|
|
|
|
endmodule
|