caiyu/nextpnr
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
1967db170d
nextpnr/himbaechel/uarch/xilinx/pack_dram.cc
gatecat d3c0f945da xilinx: Fix BRAM placement, clangformat 
Signed-off-by: gatecat <gatecat@ds0.me>
2024-09-27 16:24:47 +02:00

528 lines
24 KiB
C++
Raw Blame History

/*
* nextpnr -- Next Generation Place and Route
*
* Copyright (C) 2023 Myrtle Shah <gatecat@ds0.me>
*
* Permission to use, copy, modify, and/or distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*
*/
#include <algorithm>
#include <boost/optional.hpp>
#include <iterator>
#include <queue>
#include <unordered_set>
#include "chain_utils.h"
#include "design_utils.h"
#include "extra_data.h"
#include "log.h"
#include "nextpnr.h"
#include "pack.h"
#include "pins.h"
#define HIMBAECHEL_CONSTIDS "uarch/xilinx/constids.inc"
#include "himbaechel_constids.h"
NEXTPNR_NAMESPACE_BEGIN
CellInfo *XilinxPacker::create_dram_lut(const std::string &name, CellInfo *base, const DRAMControlSet &ctrlset,
std::vector<NetInfo *> address, NetInfo *di, NetInfo *dout, int z)
{
CellInfo *dram_lut = create_cell(id_RAMD64E, ctx->id(name));
for (int i = 0; i < int(address.size()); i++)
dram_lut->connectPort(ctx->idf("RADR%d", i), address[i]);
dram_lut->connectPort(id_I, di);
dram_lut->connectPort(id_O, dout);
dram_lut->connectPort(id_CLK, ctrlset.wclk);
dram_lut->connectPort(id_WE, ctrlset.we);
for (int i = 0; i < int(ctrlset.wa.size()); i++)
dram_lut->connectPort(ctx->idf("WADR%d", i), ctrlset.wa[i]);
dram_lut->params[id_IS_WCLK_INVERTED] = ctrlset.wclk_inv ? 1 : 0;
xform_cell(dram_rules, dram_lut);
dram_lut->constr_abs_z = true;
dram_lut->constr_z = (z << 4) | BEL_6LUT;
if (base != nullptr) {
dram_lut->cluster = base->name;
dram_lut->constr_x = 0;
dram_lut->constr_y = 0;
base->constr_children.push_back(dram_lut);
}
if (base == nullptr) {
dram_lut->cluster = dram_lut->name;
}
return dram_lut;
}
CellInfo *XilinxPacker::create_dram32_lut(const std::string &name, CellInfo *base, const DRAMControlSet &ctrlset,
std::vector<NetInfo *> address, NetInfo *di, NetInfo *dout, bool o5, int z)
{
CellInfo *dram_lut = create_cell(id_RAMD32, ctx->id(name));
for (int i = 0; i < int(address.size()); i++)
dram_lut->connectPort(ctx->idf("RADR%d", i), address[i]);
dram_lut->connectPort(id_I, di);
dram_lut->connectPort(id_O, dout);
dram_lut->connectPort(id_CLK, ctrlset.wclk);
dram_lut->connectPort(id_WE, ctrlset.we);
for (int i = 0; i < int(ctrlset.wa.size()); i++)
dram_lut->connectPort(ctx->idf("WADR%d", i), ctrlset.wa[i]);
dram_lut->params[id_IS_WCLK_INVERTED] = ctrlset.wclk_inv ? 1 : 0;
xform_cell(o5 ? dram32_5_rules : dram32_6_rules, dram_lut);
dram_lut->constr_abs_z = true;
dram_lut->constr_z = (z << 4) | (o5 ? BEL_5LUT : BEL_6LUT);
if (base != nullptr) {
dram_lut->cluster = base->name;
dram_lut->constr_x = 0;
dram_lut->constr_y = 0;
base->constr_children.push_back(dram_lut);
}
if (base == nullptr) {
dram_lut->cluster = dram_lut->name;
}
return dram_lut;
}
void XilinxPacker::create_muxf_tree(CellInfo *base, const std::string &name_base, const std::vector<NetInfo *> &data,
const std::vector<NetInfo *> &select, NetInfo *out, int zoffset)
{
int levels = 0;
if (data.size() <= 2)
levels = 1;
else if (data.size() <= 4)
levels = 2;
else if (data.size() <= 8)
levels = 3;
else
NPNR_ASSERT_FALSE("muxf tree too large");
NPNR_ASSERT(int(select.size()) == levels);
std::vector<std::vector<NetInfo *>> int_data;
CellInfo *mux_root = nullptr;
int_data.push_back(data);
for (int i = 0; i < levels; i++) {
IdString mux_type;
if (i == 0)
mux_type = id_MUXF7;
else if (i == 1)
mux_type = id_MUXF8;
else if (i == 2)
mux_type = id_MUXF9;
else
NPNR_ASSERT_FALSE("unknown muxf type");
int_data.emplace_back();
auto &last = int_data.at(int_data.size() - 2);
for (int j = 0; j < int(last.size()) / 2; j++) {
NetInfo *output =
(i == (levels - 1))
? out
: create_internal_net(base->name, stringf("%s_muxq_%d_%d", name_base.c_str(), i, j), false);
int_data.back().push_back(output);
auto mux = create_cell(mux_type,
int_name(base->name, stringf("%s_muxf_%d_%d", name_base.c_str(), i, j), false));
mux->connectPort(id_I0, last.at(j * 2));
mux->connectPort(id_I1, last.at(j * 2 + 1));
mux->connectPort(id_S, select.at(i));
mux->connectPort(id_O, output);
if (i == (levels - 1))
mux_root = mux;
}
}
constrain_muxf_tree(mux_root, base, zoffset);
}
void XilinxPacker::pack_dram()
{
log_info("Packing DRAM..\n");
dict<DRAMControlSet, std::vector<CellInfo *>> dram_groups;
dict<IdString, DRAMType> dram_types;
dram_types[id_RAM32X1S] = {5, 1, 0};
dram_types[id_RAM32X1D] = {5, 1, 1};
dram_types[id_RAM64X1S] = {6, 1, 0};
dram_types[id_RAM64X1D] = {6, 1, 1};
dram_types[id_RAM128X1S] = {7, 1, 0};
dram_types[id_RAM128X1D] = {7, 1, 1};
dram_types[id_RAM256X1S] = {8, 1, 0};
dram_types[id_RAM256X1D] = {8, 1, 1};
dram_types[id_RAM512X1S] = {9, 1, 0};
dram_types[id_RAM512X1D] = {9, 1, 1};
// Transform from RAMD64E UNISIM to SLICE_LUTX bel
dram_rules[id_RAMD64E].new_type = id_SLICE_LUTX;
dram_rules[id_RAMD64E].param_xform[id_IS_CLK_INVERTED] = id_IS_WCLK_INVERTED;
dram_rules[id_RAMD64E].set_attrs.emplace_back(id_X_LUT_AS_DRAM, "1");
for (int i = 0; i < 6; i++)
dram_rules[id_RAMD64E].port_xform[ctx->idf("RADR%d", i)] = ctx->idf("A%d", i + 1);
for (int i = 0; i < 8; i++)
dram_rules[id_RAMD64E].port_xform[ctx->idf("WADR%d", i)] = ctx->idf("WA%d", i + 1);
dram_rules[id_RAMD64E].port_xform[id_I] = id_DI1;
dram_rules[id_RAMD64E].port_xform[id_O] = id_O6;
// Rules for upper and lower RAMD32E
dram32_6_rules[id_RAMD32].new_type = id_SLICE_LUTX;
dram32_6_rules[id_RAMD32].param_xform[id_IS_CLK_INVERTED] = id_IS_WCLK_INVERTED;
dram32_6_rules[id_RAMD32].set_attrs.emplace_back(id_X_LUT_AS_DRAM, "1");
for (int i = 0; i < 5; i++)
dram32_6_rules[id_RAMD32].port_xform[ctx->idf("RADR%d", i)] = ctx->idf("A%d", i + 1);
for (int i = 0; i < 5; i++)
dram32_6_rules[id_RAMD32].port_xform[ctx->idf("WADR%d", i)] = ctx->idf("WA%d", i + 1);
dram32_6_rules[id_RAMD32].port_xform[id_I] = id_DI2;
dram32_6_rules[id_RAMD32].port_xform[id_O] = id_O6;
dram32_5_rules = dram32_6_rules;
dram32_5_rules[id_RAMD32].port_xform[id_I] = id_DI1;
dram32_5_rules[id_RAMD32].port_xform[id_O] = id_O5;
// Optimise DRAM with tied-low inputs, to more efficiently routeable tied-high inputs
int inverted_ports = 0;
for (auto &cell : ctx->cells) {
CellInfo *ci = cell.second.get();
auto dt_iter = dram_types.find(ci->type);
if (dt_iter == dram_types.end())
continue;
auto &dt = dt_iter->second;
for (int i = 0; i < std::min(dt.abits, 6); i++) {
IdString aport = ctx->idf(dt.abits <= 6 ? "A%d" : "A[%d]", i);
if (!ci->ports.count(aport))
continue;
NetInfo *anet = ci->getPort(aport);
if (anet == nullptr || anet->name != ctx->id("$PACKER_GND_NET"))
continue;
IdString raport;
if (dt.rports >= 1) {
NPNR_ASSERT(dt.rports == 1); // FIXME
raport = ctx->idf(dt.abits <= 6 ? "DPRA%d" : "DPRA[%d]", i);
NetInfo *ranet = ci->getPort(raport);
if (ranet == nullptr || ranet->name != ctx->id("$PACKER_GND_NET"))
continue;
}
ci->disconnectPort(aport);
if (raport != IdString())
ci->disconnectPort(raport);
ci->connectPort(aport, ctx->nets[ctx->id("$PACKER_VCC_NET")].get());
if (raport != IdString())
ci->connectPort(raport, ctx->nets[ctx->id("$PACKER_VCC_NET")].get());
++inverted_ports;
if (ci->params.count(id_INIT)) {
Property &init = ci->params[id_INIT];
for (int j = 0; j < int(init.str.size()); j++) {
if (j & (1 << i))
init.str[j] = init.str[j & ~(1 << i)];
}
init.update_intval();
}
}
}
log_info(" Transformed %d tied-low DRAM address inputs to be tied-high\n", inverted_ports);
for (auto &cell : ctx->cells) {
CellInfo *ci = cell.second.get();
auto dt_iter = dram_types.find(ci->type);
if (dt_iter == dram_types.end())
continue;
auto &dt = dt_iter->second;
DRAMControlSet dcs;
for (int i = 0; i < dt.abits; i++)
dcs.wa.push_back(ci->getPort(ctx->idf((dt.abits <= 6 || ci->type == id_RAM128X1S) ? "A%d" : "A[%d]", i)));
dcs.wclk = ci->getPort(id_WCLK);
dcs.we = ci->getPort(id_WE);
dcs.wclk_inv = bool_or_default(ci->params, id_IS_WCLK_INVERTED);
dcs.memtype = ci->type;
dram_groups[dcs].push_back(ci);
}
int height = /*ctx->xc7 ? 4 : 8*/ 4;
// Grouped DRAM
for (auto &group : dram_groups) {
auto &cs = group.first;
if (cs.memtype == id_RAM64X1D) {
int z = height - 1;
CellInfo *base = nullptr;
for (auto cell : group.second) {
NPNR_ASSERT(cell->type == id_RAM64X1D); // FIXME
int z_size = 0;
if (cell->getPort(id_SPO) != nullptr)
z_size++;
if (cell->getPort(id_DPO) != nullptr)
z_size++;
if (z == (height - 1) || (z - z_size + 1) < 0) {
z = (height - 1);
// Topmost cell is the write address input
std::vector<NetInfo *> address(cs.wa.begin(), cs.wa.begin() + std::min<size_t>(cs.wa.size(), 6));
base = create_dram_lut(cell->name.str(ctx) + "/ADDR", nullptr, cs, address, nullptr, nullptr, z);
z--;
}
NetInfo *dpo = cell->getPort(id_DPO);
NetInfo *spo = cell->getPort(id_SPO);
cell->disconnectPort(id_DPO);
cell->disconnectPort(id_SPO);
NetInfo *di = cell->getPort(id_D);
if (spo != nullptr) {
if (z == (height - 2)) {
// Can fold DPO into address buffer
base->connectPort(id_O6, spo);
base->connectPort(id_DI1, di);
if (cell->params.count(id_INIT))
base->params[id_INIT] = cell->params[id_INIT];
} else {
std::vector<NetInfo *> address(cs.wa.begin(),
cs.wa.begin() + std::min<size_t>(cs.wa.size(), 6));
CellInfo *dpr = create_dram_lut(cell->name.str(ctx) + "/SP", base, cs, address, di, spo, z);
if (cell->params.count(id_INIT))
dpr->params[id_INIT] = cell->params[id_INIT];
z--;
}
}
if (dpo != nullptr) {
std::vector<NetInfo *> address;
for (int i = 0; i < 6; i++)
address.push_back(cell->getPort(ctx->id("DPRA" + std::to_string(i))));
CellInfo *dpr = create_dram_lut(cell->name.str(ctx) + "/DP", base, cs, address, di, dpo, z);
if (cell->params.count(id_INIT))
dpr->params[id_INIT] = cell->params[id_INIT];
z--;
}
packed_cells.insert(cell->name);
}
} else if (cs.memtype == id_RAM64X1S) {
int z = height - 1;
CellInfo *base = nullptr;
for (auto cell : group.second) {
NPNR_ASSERT(cell->type == id_RAM64X1S); // FIXME
if (z == (height - 1) || (z - 1) < 0) {
z = (height - 1);
base = nullptr;
}
std::vector<NetInfo *> address(cs.wa.begin(), cs.wa.begin() + std::min<size_t>(cs.wa.size(), 6));
CellInfo *ram = create_dram_lut(cell->name.str(ctx) + "/ADDR", base, cs, address, cell->getPort(id_D),
cell->getPort(id_O), z);
if (cell->params.count(id_INIT))
ram->params[id_INIT] = cell->params[id_INIT];
if (base == nullptr)
base = ram;
z--;
packed_cells.insert(cell->name);
}
} else if (cs.memtype == id_RAM32X1D) {
int z = (height - 1);
CellInfo *base = nullptr;
for (auto cell : group.second) {
NPNR_ASSERT(cell->type == id_RAM32X1D);
int z_size = 0;
if (cell->getPort(id_SPO) != nullptr)
z_size++;
if (cell->getPort(id_DPO) != nullptr)
z_size++;
if (z == (height - 1) || (z - z_size + 1) < 0) {
z = (height - 1);
// Topmost cell is the write address input
std::vector<NetInfo *> address(cs.wa.begin(), cs.wa.begin() + std::min<size_t>(cs.wa.size(), 5));
address.push_back(ctx->nets[ctx->id("$PACKER_GND_NET")].get());
base = create_dram_lut(cell->name.str(ctx) + "/ADDR", nullptr, cs, address, nullptr, nullptr, z);
z--;
}
NetInfo *dpo = cell->getPort(id_DPO);
NetInfo *spo = cell->getPort(id_SPO);
cell->disconnectPort(id_DPO);
cell->disconnectPort(id_SPO);
NetInfo *di = cell->getPort(id_D);
if (spo != nullptr) {
if (z == (height - 2)) {
// Can fold DPO into address buffer
base->connectPort(id_O6, spo);
base->connectPort(id_DI1, di);
if (cell->params.count(id_INIT))
base->params[id_INIT] = cell->params[id_INIT];
} else {
std::vector<NetInfo *> address(cs.wa.begin(),
cs.wa.begin() + std::min<size_t>(cs.wa.size(), 5));
address.push_back(ctx->nets[ctx->id("$PACKER_GND_NET")].get());
CellInfo *dpr = create_dram_lut(cell->name.str(ctx) + "/SP", base, cs, address, di, spo, z);
if (cell->params.count(id_INIT))
dpr->params[id_INIT] = cell->params[id_INIT];
z--;
}
}
if (dpo != nullptr) {
std::vector<NetInfo *> address;
for (int i = 0; i < 5; i++)
address.push_back(cell->getPort(ctx->idf("DPRA%d", i)));
address.push_back(ctx->nets[ctx->id("$PACKER_GND_NET")].get());
CellInfo *dpr = create_dram_lut(cell->name.str(ctx) + "/DP", base, cs, address, di, dpo, z);
if (cell->params.count(id_INIT))
dpr->params[id_INIT] = cell->params[id_INIT];
z--;
}
packed_cells.insert(cell->name);
}
} else if (cs.memtype.in(id_RAM128X1D, id_RAM256X1D)) {
// Split these cells into write and read ports and associated mux tree
bool m256 = cs.memtype == id_RAM256X1D;
for (CellInfo *ci : group.second) {
auto init = get_or_default(ci->params, id_INIT, Property(0, m256 ? 256 : 128));
std::vector<NetInfo *> spo_pre, dpo_pre;
int z = (height - 1);
NetInfo *dpo = ci->getPort(id_DPO);
NetInfo *spo = ci->getPort(id_SPO);
ci->disconnectPort(id_DPO);
ci->disconnectPort(id_SPO);
// Low 6 bits of address - connect directly to RAM cells
std::vector<NetInfo *> addressw_64(cs.wa.begin(), cs.wa.begin() + std::min<size_t>(cs.wa.size(), 6));
// Upper bits of address - feed decode muxes
std::vector<NetInfo *> addressw_high(cs.wa.begin() + std::min<size_t>(cs.wa.size(), 6), cs.wa.end());
CellInfo *base = nullptr;
// Combined write address/SPO read cells
for (int i = 0; i < (m256 ? 4 : 2); i++) {
NetInfo *spo_i = create_internal_net(ci->name, stringf("SPO_%d", i), false);
CellInfo *spr = create_dram_lut(ci->name.str(ctx) + "/ADDR" + std::to_string(i), base, cs,
addressw_64, ci->getPort(id_D), spo_i, z);
if (base == nullptr)
base = spr;
spo_pre.push_back(spo_i);
spr->params[id_INIT] = init.extract(i * 64, 64);
z--;
}
// Decode mux tree using MUXF[78]
create_muxf_tree(base, "SPO", spo_pre, addressw_high, spo, m256 ? 4 : 2);
std::vector<NetInfo *> addressr_64, addressr_high;
for (int i = 0; i < (m256 ? 8 : 7); i++) {
(i >= 6 ? addressr_high : addressr_64)
.push_back(ci->getPort(ctx->id("DPRA[" + std::to_string(i) + "]")));
}
// Read-only port cells
for (int i = 0; i < (m256 ? 4 : 2); i++) {
NetInfo *dpo_i = create_internal_net(ci->name, stringf("DPO_%d", i), false);
CellInfo *dpr = create_dram_lut(ci->name.str(ctx) + "/DPR" + std::to_string(i), base, cs,
addressr_64, ci->getPort(id_D), dpo_i, z);
dpo_pre.push_back(dpo_i);
dpr->params[id_INIT] = init.extract(i * 64, 64);
z--;
}
// Decode mux tree using MUXF[78]
create_muxf_tree(base, "DPO", dpo_pre, addressr_high, dpo, 0);
packed_cells.insert(ci->name);
}
} else if (cs.memtype.in(id_RAM128X1S, id_RAM256X1S)) {
bool m256 = cs.memtype == id_RAM256X1S;
for (CellInfo *ci : group.second) {
auto init = get_or_default(ci->params, id_INIT, Property(0, m256 ? 256 : 128));
std::vector<NetInfo *> o_pre;
int z = (height - 1);
NetInfo *o = ci->getPort(id_O);
ci->disconnectPort(id_O);
// Low 6 bits of address - connect directly to RAM cells
std::vector<NetInfo *> addressw_64(cs.wa.begin(), cs.wa.begin() + std::min<size_t>(cs.wa.size(), 6));
// Upper bits of address - feed decode muxes
std::vector<NetInfo *> addressw_high(cs.wa.begin() + std::min<size_t>(cs.wa.size(), 6), cs.wa.end());
CellInfo *base = nullptr;
// Combined write address/SPO read cells
for (int i = 0; i < (m256 ? 4 : 2); i++) {
NetInfo *spo_i = create_internal_net(ci->name, stringf("O_%d", i), false);
CellInfo *spr = create_dram_lut(ci->name.str(ctx) + "/ADDR" + std::to_string(i), base, cs,
addressw_64, ci->getPort(id_D), spo_i, z);
if (base == nullptr)
base = spr;
o_pre.push_back(spo_i);
spr->params[id_INIT] = init.extract(i * 64, 64);
z--;
}
// Decode mux tree using MUXF[78]
create_muxf_tree(base, "O", o_pre, addressw_high, o, m256 ? 4 : 2);
packed_cells.insert(ci->name);
}
}
}
// Whole-SLICE DRAM
for (auto &cell : ctx->cells) {
CellInfo *ci = cell.second.get();
if (ci->type.in(id_RAM64M, id_RAM32M)) {
bool is_64 = (cell.second->type == id_RAM64M);
int abits = is_64 ? 6 : 5;
int dbits = is_64 ? 1 : 2;
DRAMControlSet dcs;
for (int i = 0; i < abits; i++)
dcs.wa.push_back(ci->getPort(ctx->idf("ADDRD[%d]", i)));
dcs.wclk = ci->getPort(id_WCLK);
dcs.we = ci->getPort(id_WE);
dcs.wclk_inv = bool_or_default(ci->params, id_IS_WCLK_INVERTED);
CellInfo *base = nullptr;
int zoffset = /*ctx->xc7 ? 0 : 4*/ 0;
for (int i = 0; i < 4; i++) {
std::vector<NetInfo *> address;
for (int j = 0; j < abits; j++) {
address.push_back(ci->getPort(ctx->idf("ADDR%c[%d]", 'A' + i, j)));
}
if (is_64) {
NetInfo *di = ci->getPort(ctx->idf("DI%c", 'A' + i));
NetInfo *dout = ci->getPort(ctx->idf("DO%c", 'A' + i));
ci->disconnectPort(ctx->idf("DI%c", 'A' + i));
ci->disconnectPort(ctx->idf("DO%c", 'A' + i));
CellInfo *dram = create_dram_lut(stringf("%s/DPR%d", ctx->nameOf(ci), i), base, dcs, address, di,
dout, zoffset + i);
if (base == nullptr)
base = dram;
if (ci->params.count(ctx->idf("INIT%c", 'A' + i)))
dram->params[id_INIT] = ci->params[ctx->idf("INIT%c", 'A' + i)];
} else {
for (int j = 0; j < dbits; j++) {
NetInfo *di = ci->getPort(ctx->idf("DI%c[%d]", 'A' + i, j));
NetInfo *dout = ci->getPort(ctx->idf("DO%c[%d]", 'A' + i, j));
ci->disconnectPort(ctx->idf("DI%c[%d]", 'A' + i, j));
ci->disconnectPort(ctx->idf("DO%c[%d]", 'A' + i, j));
CellInfo *dram = create_dram32_lut(stringf("%s/DPR%d_%d", ctx->nameOf(ci), i, j), base, dcs,
address, di, dout, (j == 0), zoffset + i);
if (base == nullptr)
base = dram;
if (ci->params.count(ctx->idf("INIT%c", 'A' + i))) {
auto orig_init = ci->params.at(ctx->idf("INIT%c", 'A' + i)).extract(0, 64).as_bits();
std::string init;
for (int k = 0; k < 32; k++) {
init.push_back(orig_init.at(k * 2 + j));
}
dram->params[id_INIT] = Property::from_string(init);
}
}
}
}
packed_cells.insert(ci->name);
}
}
flush_cells();
}
NEXTPNR_NAMESPACE_END
Reference in New Issue View Git Blame Copy Permalink