| .. |
|
resource
|
Add missing files and missing includes for MSVC
|
2018-08-02 14:51:05 +02:00 |
|
synth
|
ecp5: Remove libtrellis link for bitstream gen
|
2018-08-01 15:58:38 +02:00 |
|
.gitignore
|
ecp5: Adding complete binary blob writer to Trellis importer
|
2018-07-11 10:41:36 +02:00 |
|
arch_place.cc
|
ecp5: Add DCU availability check
|
2018-11-15 11:30:27 +00:00 |
|
arch_pybindings.cc
|
timing: Add support for clock constraints
|
2018-11-12 14:03:58 +00:00 |
|
arch_pybindings.h
|
ecp5: Update to use const IdStrings in place of PortPin/BelType
|
2018-08-08 19:08:43 +02:00 |
|
arch.cc
|
ecp5: Adding mux support up to LUT6
|
2018-11-16 17:27:23 +00:00 |
|
arch.h
|
ecp5: clangformat timing changes
|
2018-11-16 13:27:03 +00:00 |
|
archdefs.h
|
ecp5: Adding real timing data to database
|
2018-11-16 13:26:28 +00:00 |
|
bitstream.cc
|
clangformat
|
2018-11-16 13:25:51 +00:00 |
|
bitstream.h
|
ecp5: Remove libtrellis link for bitstream gen
|
2018-08-01 15:58:38 +02:00 |
|
cells.cc
|
ecp5: Add IO buffer insertion
|
2018-10-31 11:30:09 +00:00 |
|
cells.h
|
ecp5: Adding mux support up to LUT6
|
2018-11-16 17:27:23 +00:00 |
|
config.cc
|
ecp5: Working on BRAM initialisation
|
2018-10-09 13:13:16 +01:00 |
|
config.h
|
ecp5: Working on BRAM initialisation
|
2018-10-09 13:13:16 +01:00 |
|
constids.inc
|
ecp5: Adding real timing data to database
|
2018-11-16 13:26:28 +00:00 |
|
dcu_bitstream.h
|
clangformat
|
2018-11-16 13:25:51 +00:00 |
|
family.cmake
|
ecp5: Adding real timing data to database
|
2018-11-16 13:26:28 +00:00 |
|
gfx.h
|
ecp5: Add Bel graphics
|
2018-07-31 14:39:37 +02:00 |
|
globals.cc
|
ecp5: DCU clocking fixes
|
2018-11-15 11:30:27 +00:00 |
|
globals.h
|
ecp5: Separate global promotion and routing
|
2018-10-31 16:22:34 +00:00 |
|
iotypes.inc
|
ecp5: Helper functions for I/O placement and checking
|
2018-07-23 18:56:46 +02:00 |
|
lpf.cc
|
ecp5: Add IO buffer insertion
|
2018-10-31 11:30:09 +00:00 |
|
main.cc
|
ecp5: clangformat timing changes
|
2018-11-16 13:27:03 +00:00 |
|
pack.cc
|
ecp5: Adding mux support up to LUT6
|
2018-11-16 17:27:23 +00:00 |
|
pio.cc
|
Rename io.{h,cc} to pio.{h,cc} to avoid naming conflict with Windows-provided io.h.
|
2018-11-03 13:11:01 -04:00 |
|
pio.h
|
Rename io.{h,cc} to pio.{h,cc} to avoid naming conflict with Windows-provided io.h.
|
2018-11-03 13:11:01 -04:00 |
|
project.cc
|
ecp5: Use new timing data
|
2018-11-16 13:26:28 +00:00 |
|
trellis_import.py
|
ecp5: Add 10% safety margin to pip delays
|
2018-11-16 13:35:01 +00:00 |
