nextpnr/himbaechel/uarch/gowin
YRabbit 4eeb56c0e0 gowin: Himbaechel. Improve global router.
* Don't stop at the first bad "arc", but use the global network to the
  maximum.
* Report partial/full use of global wires for the network.
* In case of complete routing failure, releasing the source - this is
  actually a BUGFIX.

Signed-off-by: YRabbit <rabbit@yrabbit.cyou>
2024-02-09 08:03:56 +01:00
..
CMakeLists.txt gowin: Himbaechel. Add GW1NZ-1 BSRAM. 2023-11-26 13:08:09 +01:00
constids.inc gowin: Himbaechel. Deal with SP BSRAM ports. 2024-01-23 14:00:29 +01:00
cst.cc gowin: Himbaechel. Extend clock router 2023-09-08 09:15:35 +02:00
cst.h gowin: Himbaechel. Add constraint file processing. 2023-08-31 08:28:09 +02:00
globals.cc gowin: Himbaechel. Improve global router. 2024-02-09 08:03:56 +01:00
globals.h gowin: Himbaechel. Add a clock router. 2023-08-31 08:28:09 +02:00
gowin_arch_gen.py gowin: Himbaechel. Add BSRAM for all chips. 2023-11-26 13:08:09 +01:00
gowin_utils.cc gowin: Himbaechel. Add BSRAM for all chips. 2023-11-26 13:08:09 +01:00
gowin_utils.h gowin: Himbaechel. Deal with SP BSRAM ports. 2024-01-23 14:00:29 +01:00
gowin.cc gowin: Himbaechel. Deal with SP BSRAM ports. 2024-01-23 14:00:29 +01:00
gowin.h gowin: Himbaechel. Add BSRAM for all chips. 2023-11-26 13:08:09 +01:00
pack.cc gowin: Himbaechel. SPX9 BSRAM BUGFIX. 2024-01-27 15:05:58 +01:00
pack.h gowin: Himbaechel. Add ALU. 2023-08-31 08:28:09 +02:00