YRabbit 4d1de4532a Gowin. BUGFIX. Create all Clock Pips. (#1358) ... Some Clocks PIPS were not created due to a check for the presence of a delay class, now all wires are attributed to the class so that there is no longer any need for this check. Signed-off-by: YRabbit <rabbit@yrabbit.cyou>		2024-09-05 21:39:26 +01:00
..
example	Make example more like other arch	2024-04-05 12:25:52 +02:00
gowin	Gowin. BUGFIX. Create all Clock Pips. (#1358)	2024-09-05 21:39:26 +01:00
xilinx	Himbaechel xilinx : Fix regex to parse Zynq device names	2024-08-19 21:06:45 +01:00