| .. |
|
synth
|
ecp5: Adding bitstream gen for pips and LUT init
|
2018-07-11 10:42:09 +02:00 |
|
.gitignore
|
ecp5: Adding complete binary blob writer to Trellis importer
|
2018-07-11 10:41:36 +02:00 |
|
arch_pybindings.cc
|
ecp5: Implementing core arch.h functions
|
2018-07-11 10:41:36 +02:00 |
|
arch_pybindings.h
|
ecp5: Implementing (at least stubs) most of arch.cc
|
2018-07-11 10:41:36 +02:00 |
|
arch.cc
|
ecp5: Adding bitstream gen for pips and LUT init
|
2018-07-11 10:42:09 +02:00 |
|
arch.h
|
ecp5: Adding bitstream gen for pips and LUT init
|
2018-07-11 10:42:09 +02:00 |
|
archdefs.h
|
ecp5: Fixing arch bugs
|
2018-07-11 10:42:09 +02:00 |
|
bitstream.cc
|
ecp5: Adding bitstream gen for slice config
|
2018-07-11 10:42:09 +02:00 |
|
bitstream.h
|
ecp5: Adding bitstream gen for pips and LUT init
|
2018-07-11 10:42:09 +02:00 |
|
family.cmake
|
ecp5: Make target device 45k on account of current hardware access
|
2018-07-11 10:42:09 +02:00 |
|
main.cc
|
ecp5: Adding bitstream gen for pips and LUT init
|
2018-07-11 10:42:09 +02:00 |
|
pack.cc
|
ecp5: Place design working, router now segfaults due to db issue
|
2018-07-11 10:42:09 +02:00 |
|
pack.h
|
ecp5: Place design working, router now segfaults due to db issue
|
2018-07-11 10:42:09 +02:00 |
|
place_legaliser.cc
|
ecp5: Implementing (at least stubs) most of arch.cc
|
2018-07-11 10:41:36 +02:00 |
|
place_legaliser.h
|
ecp5: Implementing (at least stubs) most of arch.cc
|
2018-07-11 10:41:36 +02:00 |
|
portpins.inc
|
ecp5: Begin planning data structures
|
2018-07-11 10:40:16 +02:00 |
|
trellis_import.py
|
ecp5: Adding tiletypes to database
|
2018-07-11 10:42:09 +02:00 |
