108 lines
3.1 KiB
C++
108 lines
3.1 KiB
C++
/*
|
|
* nextpnr -- Next Generation Place and Route
|
|
*
|
|
* Copyright (C) 2018 Clifford Wolf <clifford@symbioticeda.com>
|
|
* Copyright (C) 2018 Serge Bazanski <q3k@symbioticeda.com>
|
|
*
|
|
* Permission to use, copy, modify, and/or distribute this software for any
|
|
* purpose with or without fee is hereby granted, provided that the above
|
|
* copyright notice and this permission notice appear in all copies.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
|
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
|
|
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
|
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
|
|
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
|
|
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
|
*
|
|
*/
|
|
|
|
#include "nextpnr.h"
|
|
#include "router1.h"
|
|
|
|
NEXTPNR_NAMESPACE_BEGIN
|
|
|
|
void ice40DelayFuzzerMain(Context *ctx)
|
|
{
|
|
std::vector<WireId> srcWires, dstWires;
|
|
|
|
for (int i = 0; i < ctx->chip_info->num_wires; i++)
|
|
{
|
|
WireId wire;
|
|
wire.index = i;
|
|
|
|
switch (ctx->chip_info->wire_data[i].type)
|
|
{
|
|
case WireInfoPOD::WIRE_TYPE_LUTFF_OUT:
|
|
srcWires.push_back(wire);
|
|
break;
|
|
|
|
case WireInfoPOD::WIRE_TYPE_LUTFF_IN_LUT:
|
|
dstWires.push_back(wire);
|
|
break;
|
|
|
|
default:
|
|
break;
|
|
}
|
|
}
|
|
|
|
ctx->shuffle(srcWires);
|
|
ctx->shuffle(dstWires);
|
|
|
|
int index = 0;
|
|
int cnt = 0;
|
|
|
|
while (cnt < 1000)
|
|
{
|
|
NPNR_ASSERT(index < int(srcWires.size()));
|
|
NPNR_ASSERT(index < int(dstWires.size()));
|
|
|
|
WireId src = srcWires[index];
|
|
WireId dst = dstWires[index++];
|
|
std::unordered_map<WireId, PipId> route;
|
|
|
|
if (!ctx->getActualRouteDelay(src, dst, nullptr, &route, false))
|
|
continue;
|
|
|
|
WireId cursor = dst;
|
|
delay_t delay = 0;
|
|
|
|
while (1) {
|
|
delay += ctx->getWireDelay(cursor).maxDelay();
|
|
|
|
printf("%s %d %d %s %s %d %d\n", cursor == dst ? "dst" : "src",
|
|
int(ctx->chip_info->wire_data[cursor.index].x), int(ctx->chip_info->wire_data[cursor.index].y),
|
|
ctx->getWireType(cursor).c_str(ctx), ctx->getWireName(cursor).c_str(ctx), int(delay),
|
|
int(ctx->estimateDelay(cursor, dst)));
|
|
|
|
if (cursor == src)
|
|
break;
|
|
|
|
PipId pip = route.at(cursor);
|
|
delay += ctx->getPipDelay(pip).maxDelay();
|
|
cursor = ctx->getPipSrcWire(pip);
|
|
}
|
|
|
|
cnt++;
|
|
}
|
|
}
|
|
|
|
delay_t Arch::estimateDelay(WireId src, WireId dst) const
|
|
{
|
|
NPNR_ASSERT(src != WireId());
|
|
int x1 = chip_info->wire_data[src.index].x;
|
|
int y1 = chip_info->wire_data[src.index].y;
|
|
|
|
NPNR_ASSERT(dst != WireId());
|
|
int x2 = chip_info->wire_data[dst.index].x;
|
|
int y2 = chip_info->wire_data[dst.index].y;
|
|
|
|
int xd = x2 - x1, yd = y2 - y1;
|
|
int xscale = 120, yscale = 120, offset = 0;
|
|
|
|
return xscale * abs(xd) + yscale * abs(yd) + offset;
|
|
}
|
|
|
|
NEXTPNR_NAMESPACE_END
|