8cc6a2fae5
Tested and verified working: the trivial configuration:
module USRMCLK( USRMCLKI, USRMCLKTS );
input USRMCLKI, USRMCLKTS;
endmodule
module top( input clk );
reg[ 24:0 ] count = 0;
always @( posedge clk ) begin
count <= count + 1'b1;
end
USRMCLK mspi( .USRMCLKI( count[ 20 ] ), .USRMCLKTS( count[ 24 ] ) );
endmodule
produces the expected output (toggling at high frequency, toggling
tri-state at lower frequency) on an LFE5U-85 when fed with an appropriate
clock. See https://bayimg.com/AAnNKAAGO for an example. The top
(magenta) trace is the MCLK line.
48 lines
849 B
Markdown
48 lines
849 B
Markdown
# nextpnr-ecp5 Primitive Support List
|
|
|
|
nextpnr-ecp5 currently supports the following primitives:
|
|
|
|
- **ALU54B** (limited support, must be manually placed)
|
|
- **CCU2C**
|
|
- **CLKDIVF**
|
|
- **DCUA**
|
|
- **DDRDLLA**
|
|
- **DELAYF**
|
|
- **DELAYG**
|
|
- **DP16KD**
|
|
- **DQSBUFM**
|
|
- **DTR**
|
|
- **ECLKSYNCB**
|
|
- **EHXPLLL**
|
|
- **EXTREFB**
|
|
- **GSR**
|
|
- **IDDR71B**
|
|
- **IDDRX1F**
|
|
- **IDDRX2DQA**
|
|
- **IDDRX2F**
|
|
- **IOLOGIC**
|
|
- **JTAGG** (untested)
|
|
- **L6MUX21**
|
|
- **LUT4**
|
|
- **MULT18X18D** (cascade functionality not supported)
|
|
- **ODDR71B**
|
|
- **ODDRX1F**
|
|
- **ODDRX2DQA**
|
|
- **ODDRX2DQSB**
|
|
- **ODDRX2F**
|
|
- **OSCG**
|
|
- **OSHX2A**
|
|
- **PCSCLKDIV**
|
|
- **PFUMX**
|
|
- **SEDGA** (untested)
|
|
- **SIOLOGIC**
|
|
- **TRELLIS_DPR16X4**
|
|
- **TRELLIS_ECLKBUF**
|
|
- **TRELLIS_FF**
|
|
- **TRELLIS_IO**
|
|
- **TRELLIS_SLICE**
|
|
- **TSHX2DQA**
|
|
- **TSHX2DQSA**
|
|
- **USRMCLK**
|
|
|