77ffdd7fd4
Also move all tests in a tests directory Signed-off-by: Alessandro Comodi <acomodi@antmicro.com>
6 lines
74 B
Verilog
6 lines
74 B
Verilog
module top(input i0, input i1, output o);
|
|
|
|
assign o = i0 | i1;
|
|
|
|
endmodule
|