144 lines
2.4 KiB
C++
144 lines
2.4 KiB
C++
#include <stdint.h>
|
|
#include <string>
|
|
|
|
// replace with proper IdString later
|
|
typedef std::string IdString;
|
|
|
|
// -------------------------------------------------------
|
|
// Arch-specific declarations
|
|
|
|
#ifdef ARCH_ICE40
|
|
struct ObjId
|
|
{
|
|
uint8_t tile_x = 0, tile_y = 0;
|
|
uint16_t index = 0;
|
|
|
|
bool nil() const {
|
|
return !tile_x && !tile_y && !index;
|
|
}
|
|
} __attribute__((packed));
|
|
|
|
struct ObjIterator
|
|
{
|
|
// ...
|
|
ObjId operator*() const;
|
|
};
|
|
|
|
struct ObjRange
|
|
{
|
|
ObjIterator begin();
|
|
ObjIterator end();
|
|
};
|
|
|
|
struct BelPin
|
|
{
|
|
ObjId bel;
|
|
IdString pin;
|
|
};
|
|
|
|
struct BelPinIterator
|
|
{
|
|
// ...
|
|
BelPin operator*() const;
|
|
};
|
|
|
|
struct BelPinRange
|
|
{
|
|
BelPinIterator begin();
|
|
BelPinIterator end();
|
|
};
|
|
|
|
struct GuiLine
|
|
{
|
|
float x1, y1, x2, y2;
|
|
};
|
|
|
|
struct Chip
|
|
{
|
|
// ...
|
|
|
|
Chip(std::string cfg);
|
|
|
|
void setBelActive(ObjId bel, bool active);
|
|
bool getBelActive(ObjId bel);
|
|
|
|
ObjId getObjByName(IdString name) const;
|
|
IdString getObjName(ObjId obj) const;
|
|
|
|
ObjRange getBels() const;
|
|
ObjRange getBelsByType(IdString type) const;
|
|
IdString getBelType(ObjId bel) const;
|
|
|
|
void getObjPosition(ObjId obj, float &x, float &y) const;
|
|
vector<GuiLine> getGuiLines(ObjId obj) const;
|
|
|
|
ObjRange getWires() const;
|
|
ObjRange getWiresUphill(ObjId wire) const;
|
|
ObjRange getWiresDownhill(ObjId wire) const;
|
|
ObjRange getWiresBidir(ObjId wire) const;
|
|
ObjRange getWireAliases(ObjId wire) const;
|
|
|
|
// the following will only operate on / return "active" BELs
|
|
// multiple active uphill BELs for a wire will cause a runtime error
|
|
ObjId getWireBelPin(ObjId bel, IdString pin) const;
|
|
BelPin getBelPinUphill(ObjId wire) const;
|
|
BelPinRange getBelPinsDownhill(ObjId wire) const;
|
|
};
|
|
#endif
|
|
|
|
// -------------------------------------------------------
|
|
// Generic declarations
|
|
|
|
struct PortRef
|
|
{
|
|
IdString cell_name;
|
|
IdString port_name;
|
|
};
|
|
|
|
struct NetInfo
|
|
{
|
|
IdString name;
|
|
PortRef driver;
|
|
vector<PortRef> users;
|
|
dict<IdString, std::string> attrs;
|
|
|
|
// wire -> delay
|
|
dict<ObjId, float> wires;
|
|
};
|
|
|
|
enum PortType
|
|
{
|
|
PORT_IN = 0,
|
|
PORT_OUT = 1,
|
|
PORT_INOUT = 2
|
|
};
|
|
|
|
struct PortInfo
|
|
{
|
|
IdString name, net;
|
|
PortType type;
|
|
};
|
|
|
|
struct CellInfo
|
|
{
|
|
IdString name, type;
|
|
dict<IdString, PortInfo> ports;
|
|
dict<IdString, std::string> attrs, params;
|
|
|
|
ObjId bel;
|
|
// cell_port -> bel_pin
|
|
dict<IdString, IdString> pins;
|
|
};
|
|
|
|
struct Design
|
|
{
|
|
struct Chip;
|
|
|
|
Design(std::string chipCfg) : Chip(chipCfg) {
|
|
// ...
|
|
}
|
|
|
|
dict<IdString, *NetInfo> nets;
|
|
dict<IdString, *CellInfo> cells;
|
|
};
|