29 lines
1.3 KiB
Tcl
29 lines
1.3 KiB
Tcl
|
# Usage with Vitis IDE:
|
||
|
|
# In Vitis IDE create a Single Application Debug launch configuration,
|
||
|
|
# change the debug type to 'Attach to running target' and provide this
|
||
|
|
# tcl script in 'Execute Script' option.
|
||
|
|
# Path of this script: D:\project\hdl\zynq_lvgl\sw\lvgl_system\_ide\scripts\debugger_lvgl-default.tcl
|
||
|
|
#
|
||
|
|
#
|
||
|
|
# Usage with xsct:
|
||
|
|
# To debug using xsct, launch xsct and run below command
|
||
|
|
# source D:\project\hdl\zynq_lvgl\sw\lvgl_system\_ide\scripts\debugger_lvgl-default.tcl
|
||
|
|
#
|
||
|
|
connect -url tcp:127.0.0.1:3121
|
||
|
|
targets -set -nocase -filter {name =~"APU*"}
|
||
|
|
rst -system
|
||
|
|
after 3000
|
||
|
|
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 210251A08870" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-210251A08870-13722093-0"}
|
||
|
|
fpga -file D:/project/hdl/zynq_lvgl/project_1/project_1.runs/impl_1/design_1_wrapper.bit
|
||
|
|
targets -set -nocase -filter {name =~"APU*"}
|
||
|
|
loadhw -hw D:/project/hdl/zynq_lvgl/sw/swss/export/swss/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
|
||
|
|
configparams force-mem-access 1
|
||
|
|
targets -set -nocase -filter {name =~"APU*"}
|
||
|
|
source D:/project/hdl/zynq_lvgl/sw/lvgl/_ide/psinit/ps7_init.tcl
|
||
|
|
ps7_init
|
||
|
|
ps7_post_config
|
||
|
|
targets -set -nocase -filter {name =~ "*A9*#0"}
|
||
|
|
dow D:/project/hdl/zynq_lvgl/sw/lvgl/Debug/lvgl.elf
|
||
|
|
configparams force-mem-access 0
|
||
|
|
bpadd -addr &main
|